带有集成场效应晶体管 (FET) 的 4A/2A 双通道同步降压转换开关

查询样品: **TPS54495**

特性

- **D-CAP2™** 控制模式
  - 快速瞬态响应
  - 环路补偿无需外部部件
  - 与陶瓷输出电容器兼容
- 宽输入电压范围：**4.5V** 至 **18V**
- 输出电压范围：**0.76V** 至 **7V**
- 针对低占空比应用对高效集成 **FET** 进行了优化
  - **90mΩ**（高侧）和 **60mΩ**（低侧）
- 高初始基准精度
- 支持恒定 **4A CH1** 和 **2A CH2** 负载电流
- 低侧 $r_{DS（接通）}$ 低损耗电流感测
- 可调软启动
- 非吸入预偏置软启动
- **700kHz** 开关频率
- 逐周期过流限制控制
- 过流限制 **(OCL) /** 欠压闭锁 **(UVLO) /** 热关断 **(TSD)** 应用
- 用于过载保护的断续定时器
- 带有集成式升压 **P** 通道金属氧化物半导体 **(PMOS)** 开关的自适应栅极驱动器
- 由于热补偿 $r_{DS（接通）}$ 的值为 **4000ppm/℃**，过流保护 **(OCP)** 恒定
- **16** 引脚散热薄型小外形尺寸封装 **(HTSSOP)**，**16** 引脚超薄型四方扁平无引线 **(VQFN)** 封装
- 自动跳跃 **Eco-mode™**　为了在轻负载下实现高效率

应用范围

- 针对广泛应用的低功耗系统中的负载点调节
  - 数字电视电源
  - 网络互联家庭终端设备
  - 数字机顶盒 **(STB)**
  - **DVD** 播放器**/**刻录机
  - 游戏控制台和其它设备

说明

TPS54495 是一款双路、自适应接通时间 D-CAP2™ 模式同步降压转换器。 TPS54495 可帮助系统设计人员通过成本有效性、低组件数量、和低待机电流解决方案来完成各种终端设备的电源总线调节器集。

TPS54495 的主控制环路采用 D-CAP2™ 模式控制，无需外部补偿组件即可提供极快的瞬态响应。 自适应接通时间控制支持更高负载状态下的脉宽调制 (PWM) 模式与轻负载下的 Eco-mode™ 工作模式之间的无缝转换。 Eco-mode™ 使 TPS54495 能够在较轻负载条件下保持高效率。 TPS54495 能够采用诸如高分子有机半导体固体电容器 (POSCAP) 或者高分子聚合物电容器 (SP-CAP) 等低等效串联电阻 (ESR) 和超低 ESR 陶瓷电容器。 此器件在输入电流为 4.5V 至 18V 之间时提供便捷和有效的运行。

TPS54495 采用 4.4mm x 5mm 16 引脚 TSSOP (PWP) 封装和 4mm x 4mm 16 引脚 VQFN (RSA) 封装，并针对 -40°C 至 85°C 的环境温度范围内的运行而设计。

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
D-CAP2, Eco-mode, Eco-Mode are trademarks of Texas Instruments.

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION[1]

T$_A$	PACKAGE[2] [3]	ORDERING PART NUMBER	PINS	OUTPUT SUPPLY
–40℃ to 85℃	PWP	TPS54495PWPR	16	Tape-and-Reel
		TPS54495PWP		Tube
	RSA	TPS54495RSAR	16	Tape-and-Reel
		TPS54495RSAT		

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
(3) All packaging options have Cu NIPDAU lead/ball finish.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)[1] [2]

		VALUE	UNIT
Input voltage range	VIN1, VIN2, EN1, EN2	–0.3 to 20	V
	VBST1, VBST2	–0.3 to 26	
	VBST1, VBST2 (10ns transient)	–0.3 to 28	
	VBST1–SW1 , VBST2–SW2	–0.3 to 6.5	
	VFB1, VFB2	–0.3 to 6.5	
	SW1, SW2	–2 to 20	
	SW1, SW2 (10ns transient)	–3 to 22	
Output voltage range	VREG5, SS1, SS2	–0.3 to 6.5	V
	PGND1, PGND2	–0.3 to 0.3	
Electrostatic discharge	Human Body Model (HBM)	2	kV
	Charged Device Model (CDM)	500	V
T$_A$	Operating ambient temperature range	–40 to 85	°C
T$_{STG}$	Storage temperature range	–55 to 150	°C
T$_J$	Junction temperature range	–40 to 150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to IC GND terminal.

THERMAL INFORMATION

	THERMAL METRIC[1]	TPS54495		UNITS
		PWP (16) PINS	RSA (16) PINS	
θ$_{JA}$	Junction-to-ambient thermal resistance	41.4	32.8	°C/W
θ$_{JCtop}$	Junction-to-case (top) thermal resistance	27.8	35.4	
θ$_{JB}$	Junction-to-board thermal resistance	23.2	9.9	
ψ$_{JT}$	Junction-to-top characterization parameter	0.9	0.4	
ψ$_{JB}$	Junction-to-board characterization parameter	23.0	10.0	
θ$_{JCbot}$	Junction-to-case (bottom) thermal resistance	3.5	1.6	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			VALUES		UNIT
			MIN	MAX	
	Supply input voltage range	VIN1, VIN2	4.5	18	V
	Input voltage range	VBST1, VBST2	–0.1	24	V
		VBST1, VBST2 (10ns transient)	–0.1	27	
		VBST1–SW1, VBST2–SW2	–0.1	5.7	
		VFB1, VFB2	–0.1	5.7	
		EN1, EN2	–0.1	18	
		SW1, SW2	–1.0	18	
		SW1, SW2 (10ns transient)	–3	21	
	Output voltage range	VREG5, SS1, SS2	–0.1	5.7	V
		PGND1, PGND2	–0.1	0.1	
		VO1, VO2	0.76	7.0	
T_A	Operating free-air temperature		–40	85	°C
T_J	Operating Junction Temperature		–40	150	°C

ELECTRICAL CHARACTERISTICS[1]

over recommended free-air temperature range, VIN = 12 V (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I_{IN}	VIN supply current	T_A = 25°C, EN1 = EN2 = 5 V, VFB1 = VFB2 = 0.8 V		1200	2000	µA
I_{VINSDN}	VIN shutdown current	T_A = 25°C, EN1 = EN2 = L after H		15	20	µA
FEEDBACK VOLTAGE						
$V_{VFBTHLx}$	VFBx threshold voltage	T_A = 25°C, CH1 = 3.3 V, CH2 = 1.5 V	758	765	773	mV
TC_{VFBx}	Temperature coefficient	On the basis of 25°C[2]	–115		115	ppm/°C
I_{VFBx}	VFBx Input Current	VFBx = 0.8 V, T_A = 25°C	–0.4	0.2	0.4	µA
VREG5 OUTPUT						
V_{VREG5}	VREG5 output voltage	T_A = 25°C, 6 V < VIN1 < 18 V, I_{VREG} = 5 mA		5.5		V
I_{VREG5}	Output current	VIN1 = 6 V, VREG5 = 4.0 V, T_A = 25°C[2]		75		mA
MOSFETs						
$r_{DS(on)H}$	High side switch resistance	T_A = 25°C, VBSTx-SWx = 5.5 V [2]		90		mΩ
$r_{DS(on)L}$	Low side switch resistance	T_A = 25°C [2]		60		mΩ
ON-TIME TIMER CONTROL						
T_{ON1}	SW1 On Time	SW1 = 12 V, VO1 = 1.2 V		165		ns
T_{ON2}	SW2 On Time	SW2 = 12 V, VO2 = 1.2 V		165		ns
T_{OFF1}	SW1 Min off time	T_A = 25°C, VFB1 = 0.7 V[2]		220		ns
T_{OFF2}	SW2 Min off time	T_A = 25°C, VFB2 = 0.7 V[2]		220		ns
SOFT START						
I_{SSC}	SSx charge current	VSSx = 0.5 V, T_A = 25°C	–8.4	–8.0	–7.6	µA
TC_{ISSC}	I_{SSC} temperature coefficient	On the basis of 25°C[2]	–5		4	nA/°C
I_{SSD}	SSx discharge current	VSSx = 0.5 V	3	7	10	mA

(1) x means either 1 or 2, that is VFBx means VFB1 or VFB2.
(2) Specified by design. Not production tested.

ELECTRICAL CHARACTERISTICS[1] (continued)

over recommended free-air temperature range, VIN = 12 V (unless otherwise noted)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
UVLO						
V_{UVREG5}	VREG5 UVLO threshold	VREG5 rising		3.83		V
		Hysteresis		0.6		
LOGIC THRESHOLDs						
V_{ENxH}	ENx H-level threshold voltage		2.0			V
V_{ENxL}	ENx L-level threshold voltage				0.4	V
R_{ENx_IN}	ENx input resistance	ENx = 12V	225	450	900	kΩ
CURRENT LIMITs						
I_{OCL1}	CH1 Current limit	L_{OUT1} = 2.2 µH[3]	4.5	5.7	7.0	A
I_{OCL2}	CH1 Current limit	L_{OUT2} = 1.5 µH[3]	2.8	3.9	5.0	A
OUTPUT UNDERVOLTAGE AND OVERVOLTAGE PROTECTION (UVP, OVP)						
V_{UVP}	Output UVP trip threshold	measured on VFBx	63%	68%	73%	
T_{UVPDEL}	Output UVP delay time			1.5		ms
T_{UVPEN}	Output UVP enable delay	UVP enable delay / softstart time	x 1.4	x 1.7	x 2.0	
THERMAL SHUTDOWN						
T_{SD}	Thermal shutdown threshold	Shutdown temperature[3]		155		°C
		Hysteresis[3]		25		

(3) Specified by design. Not production tested.

DEVICE INFORMATION

PWP PACKAGE (TOP VIEW)

1	VIN1	VIN2	16
2	VBST1	VBST2	15
3	SW1	SW2	14
4	PGND1	PGND2	13
5	EN1	EN2	12
6	SS1	SS2	11
7	VFB1	VFB2	10
8	GND	VREG5	9

TPS54495
HTSSOP16

PowerPAD

RSA PACKAGE (TOP VIEW)

PowerPAD

SW2 (16), PGND2 (15), EN2 (14), SS2 (13)
VBST2 (1), VIN2 (2), VIN1 (3), VBST1 (4)
SW1 (5), PGND1 (6), EN1 (7), SS1 (8)
VFB2 (12), VREG5 (11), GND (10), VFB1 (9)

PIN FUNCTIONS[1]

PIN NAME	PWP	RSA	I/O	DESCRIPTION
VIN1	1	3	I	Power inputs and connects to both high side NFET drains.
VIN2	16	2	I	Supply Input for 5.5 V linear regulator.
VBST1	2	4	I	Supply input for high-side NFET gate drive circuit. Connect 0.1 µF ceramic capacitor between VBSTx and SWx pins. An internal diode is connected between VREG5 and VBSTx
VBST2	15	1	I	
SW1	3	5	I/O	Switch node connections for both the high-side NFETs and low–side NFETs. Input of current comparator.
SW2	14	16	I/O	
PGND1	4	6	I/O	Ground returns for low-side MOSFETs. Input of current comparator.
PGND2	13	15	I/O	
EN1	5	7	I	Enable. Pull High to enable according converter.
EN2	12	14	I	
SS1	6	8	O	Soft-Start Programming Pin. Connect Capacitor from SSx pin to GND to program Soft-Start time.
SS2	11	13	O	
VFB1	7	9	I	D-CAP2 feedback inputs. Connect to output voltage with resistor divider.
VFB2	10	12	I	
GND	8	10	I/O	Signal GND. Connect sensitive SSx and VFBx returns to GND at a single point.
VREG5	9	11	O	Output of 5.5 V linear regulator. Bypass to GND with a high-quality ceramic capacitor of at least 1 µF. VREG5 is active when VIN1 is added.
Exposed Thermal Pad	Back side	Back side	I/O	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to GND.

(1) x means either 1 or 2, that is. VFBx means VFB1 or VFB2.

FUNCTIONAL BLOCK DIAGRAM

OVERVIEW

The TPS54495 is a 4A/2A dual synchronous step-down (buck) converter with two integrated N-channel MOSFETs for each channel. It operates using D-CAP2™ control mode. The fast transient response of D-CAP2™ control reduces the required output capacitance to meet a specific level of performance. Proprietary internal circuitry allows the use of low ESR output capacitors including ceramic and special polymer types.

DETAILED DESCRIPTION

PWM Operation

The main control loop of the TPS54495 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ control mode. D-CAP2™ control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off when the internal timer expires. This timer is set by the converter's input voltage, VINx, and the output voltage, VOx, to maintain a pseudo-fixed frequency over the input voltage range hence it is called adaptive on-time control. The timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the nominal output voltage. An internal ramp is added to the reference voltage to simulate output voltage ripple, eliminating the need for ESR induced output ripple from D-CAP™ control.

PWM Frequency and Adaptive On-Time Control

TPS54495 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54495 runs with a pseudo-fixed frequency of 700 kHz by using the input voltage and output voltage to set the on-time timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage, therefore, when the duty ratio is VOx/VINx, the frequency is constant.

Auto-Skip Eco-Mode™ Control

The TPS54495 is designed with Auto-Skip Eco-mode™ to increase light load efficiency. As the output current decreases from heavy load condition, the inductor current also reduces and eventually comes to the point where its ripple valley touches the zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when zero inductor current is detected. As the load current further decreases the converter runs into discontinuous conduction mode. The on-time is kept almost the same as it was in the continuous conduction mode because it takes longer to discharge the output capacitor with smaller load current to the nominal output voltage. The transition point to the light load operation $I_{Ox(LL)}$ current can be estimated with Equation 1 with 700-kHz used as f_{SW}.

$$I_{Ox(LL)} = \frac{1}{2 \times L1x \times f_{SW}} \times \frac{(V_{INx} - V_{Ox}) \times V_{Ox}}{V_{INx}}$$

(1)

Soft Start and Pre-Biased Soft Start

The soft start time is adjustable. When the ENx pin becomes high, 8-µA current begins charging the capacitor which is connected from the SSx pin to GND. Smooth control of the output voltage is maintained during start up. The equation for the slow start time is shown in Equation 2. VFBx voltage is 0.765-V and SSx pin source current is 8-µA.

$$T_{SS}(ms) = \frac{C4x(nF) \times VFBx(V)}{I_{SS}(\mu A)} = \frac{C4x(nF) \times 0.765 \ V}{8 \ \mu A}$$

(2)

The TPS54495 contains a unique circuit to prevent current from being pulled from the output during startup if the output is pre-biased. When the soft-start commands a voltage higher than the pre-bias level (internal soft start becomes greater than internal feedback voltage VFBx), the controller slowly activates synchronous rectification by starting the first low side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the pre-biased output, and ensures that the output voltage (VOx) starts and ramps up smoothly into regulation from pre-biased startup to normal mode operation.

Current Sensing and Over-Current Protection

The output over-current protection (OCP) is implemented using a cycle-by-cycle valley detection control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SWx and PGNDx pins. This voltage is proportional to the switch current and the on-resistance of the FET. To improve the measurement accuracy, the voltage sensing is temperature compensated.

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by VINx, VOx, the on-time and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{Ox}. If the sensed voltage on the low-side FET is above the voltage proportional to the current limit, the converter keeps the low-side switch on until the measured voltage falls below the voltage corresponding to the current limit and a new switching cycle begins. In subsequent switching cycles, the on-time is set to the value determined for CCM and the current is monitored in the same manner.

Important considerations for this type of over-current protection: The load current is one half of the peak-to-peak inductor current higher than the over-current threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. When the over current condition is removed, the output voltage returns to the regulated value. This protection is non-latching.

Undervoltage Protection and Hiccup Mode

Hiccup mode of operation protects the power supply from being damaged during an over-current fault condition. If the OCL comparator circuit detects an over-current event the output voltage falls. When the feedback voltage falls below 68% of the reference voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After counting UVP delay time, the TPS54495 shuts off the power supply for a given time (7x UVP Enable Delay Time) and then tries to re-start the power supply. If the over-load condition has been removed, the power supply starts and operates normally; otherwise, the TPS54495 detects another over-current event and shuts off the power supply again, repeating the previous cycle. Excess heat due to overload lasts for only a short duration in the hiccup cycle, therefore the junction temperature of the power device is much lower.

UVLO Protection

Under-voltage lock out protection (UVLO) monitors the voltage of the V_{REG5} pin. When the V_{REG5} voltage is lower than the UVLO threshold, the TPS54495 shuts down. As soon as the voltage increases above the UVLO threshold, the converter starts again.

Thermal Shutdown

TPS54495 monitors its temperature. If the temperature exceeds the threshold value (typically 155°C), the device shuts down. When the temperature falls below the threshold, the IC starts again.

When VIN1 starts up and VREG5 output voltage is below its nominal value, the thermal shutdown threshold is lower than 155°C. As long as VIN1 rises, T_J must be kept below 110°C.

TYPICAL CHARACTERISTICS

One output is enabled unless otherwise noted. V_{IN} = VIN1 or VIN2. V_{INx} = 12 V, T_A = 25°C (unless otherwise noted).

Figure 1. Input Current vs Junction Temperature

Figure 2. Input Shutdown Current vs Junction Temperature

Figure 3. EN Current vs EN Voltage (VEN=12V)

Figure 4. VO1=3.3V Output Voltage vs Output Current

Figure 5. VO2=1.5V Output Voltage vs Output Current

Figure 6. VO1=3.3V Output Voltage vs Input Voltage

TYPICAL CHARACTERISTICS (continued)

One output is enabled unless otherwise noted. V_{IN} = VIN1 or VIN2. V_{INx} = 12 V, T_A = 25°C (unless otherwise noted).

Figure 7. VO2=1.5V Output Voltage vs Input Voltage

Figure 8. VO1=3.3V, 0A to 4A Load Transient Response

Figure 9. VO2=1.5V, 0A to 2A Load Transient Response

Figure 10. VO1=3.3V, SoftStart

Figure 11. VO2=1.5V, SoftStart

Figure 12. VO1=3.3V, Efficiency vs Output Current

TYPICAL CHARACTERISTICS (continued)

One output is enabled unless otherwise noted. V_{IN} = VIN1 or VIN2. V_{INx} = 12 V, T_A = 25°C (unless otherwise noted).

Figure 13. VO1=3.3V, Light Load Efficiency vs Output Current

Figure 14. VO2=1.5V, Efficiency vs Output Current

Figure 15. VO2=1.5V, Light Load Efficiency vs Output Current

Figure 16. VO1=3.3V, SW-frequency vs Input Voltage

Figure 17. VO2=1.5V, SW-frequency vs Input Voltage

Figure 18. VO1=3.3V, SW-frequency vs Output Current

TYPICAL CHARACTERISTICS (continued)

One output is enabled unless otherwise noted. V_{IN} = VIN1 or VIN2. V_{INx} = 12 V, T_A = 25°C (unless otherwise noted).

Figure 19. VO2=1.5V, SW-frequency vs Output Current

Figure 20. VO1=3.3V, VO1 Ripple Voltage (I_{O1}= 4 A)

Figure 21. VO2=1.5V, Ripple Voltage (I_{O2}= 2 A)

Figure 22. VIN1 Input Voltage Ripple (I_{O1}= 4 A)

Figure 23. VIN2 Input Voltage Ripple (I_{O2}= 2 A)

DESIGN GUIDE

Step By Step Design Procedure

To begin the design process, you must know a few application parameters:

- Input voltage range
- Output voltage
- Output current

In all formulas x is used to indicate that they are valid for both converters. For the calculations the estimated switching frequency of 700 kHz is used.

Figure 24. Schematic Diagram for the Design Example

Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFBx pin. It is recommended to use 1% tolerance or better divider resistors. Start by using Equation 3 to calculate V_{Ox}.

To improve the efficiency at very light loads consider using larger value resistors, but too high resistance values will be more susceptible to noise and voltage errors due to the VFBx input current will be more noticeable.

$$V_{Ox} = 0.765 \text{ V} \times \left(1 + \frac{R1x}{R2x}\right)$$

(3)

Output Filter Selection

The output filter used with the TPS54495 is an LC circuit. This LC filter has double pole at:

$$F_P = \frac{1}{2\pi \sqrt{L1x \times C1x}}$$

(4)

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS545495. The low frequency phase is 180 degrees. At the output filter pole frequency, the gain rolls off at a –40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that reduces the gain roll off to –20 dB per decade and increases the phase to 90 degrees one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of Equation 4 is located below the high frequency zero but close enough that the phase boost provided by the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 1.

Table 1. Recommended Component Values

Output Voltage (V)	R1x (kΩ)	R2x (kΩ)	Cffx (pF)[1]	L1x (µH)	C2x (µF)
1	6.81	22.1		1.5 - 2.2	20 - 68
1.05	8.25	22.1		1.5 - 2.2	20 - 68
1.2	12.7	22.1		1.5 - 2.2	20 - 68
1.5	21.5	22.1		1.5 - 2.2	20 - 68
1.8	30.1	22.1	5 - 22	2.2 - 3.3	20 - 68
2.5	49.9	22.1	5 - 22	2.2 - 3.3	20 - 68
3.3	73.2	22.1	5 - 22	2.2 - 3.3	20 - 68
5	124	22.1	5 - 22	4.7	20 - 68
6.5	165	22.1	5 - 22	4.7	20 - 68

(1) Optional

For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feed forward capacitor (Cffx) in parallel with R1x.

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 5, Equation 6 and Equation 7. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

For the calculations, use 700 kHz as the switching frequency, f_{SW}. Make sure the chosen inductor is rated for the peak current of Equation 6 and the RMS current of Equation 7.

$$\Delta I_{L1x} = \frac{V_{Ox}}{V_{INx(MAX)}} \times \frac{V_{INx(MAX)} - V_{Ox}}{L1x \times f_{SW}}$$

(5)

$$I_{L1xpeak} = I_{Ox} + \frac{\Delta I_{L1x}}{2}$$

(6)

$$I_{L1x(RMS)} = \sqrt{I_{Ox}^2 + \frac{1}{12}\Delta I_{L1x}^2}$$

(7)

For the above design example, the calculated peak current is 4.46 A and the calculated RMS current is 4.01 A for VO2. The inductor used is a TDK CLF7045T-2R2N with a rated current of 5.5A based on the inductance change, and of 4.3A based on the temperature rise.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS54495 is intended for use with ceramic or other low ESR capacitors. The recommended value range is from 20µF to 68µF. Use Equation 8 to determine the required RMS current rating for the output capacitor(s).

$$I_{C2x(RMS)} = \frac{V_{Ox} \times (V_{INx} - V_{Ox})}{\sqrt{12} \times V_{INx} \times L1x \times f_{SW}}$$

(8)

For this design two TDK C3216X5R0J226M 22µF output capacitors are used. The typical ESR is 2 mΩ each. The calculated RMS current is 0.19A and each output capacitor is rated for 4A.

Input Capacitor Selection

The TPS54495 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor of or above 10μF is recommended for the decoupling capacitor. Additionally, 0.1 μF ceramic capacitors from pin 1 and Pin 16 to ground are recommended to improve the stability and reduce the SWx node overshoots. The capacitors voltage rating needs to be greater than the maximum input voltage.

Bootstrap Capacitor Selection

A 0.1 μF ceramic capacitors must be connected between the VBSTx and SWx pins for proper operation. It is recommended to use ceramic capacitors with a dielectric of X5R or better.

VREG5 Capacitor Selection

A 1 μF ceramic capacitor must be connected between the VREG5 and GND pins for proper operation. It is recommended to use a ceramic capacitor with a dielectric of X5R or better.

Thermal Information

This 16-pin PWP package incorporates an exposed thermal pad. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB is used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the exposed thermal pad and how to use the advantage of its heat dissipating abilities, refer to the Technical Brief, *PowerPAD™ Thermally Enhanced Package*, Texas Instruments Literature No. SLMA002 and Application Brief, *PowerPAD™ Made Easy*, Texas Instruments Literature No. SLMA004.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Figure 25. Thermal Pad Dimensions

Layout Considerations

1. Keep the input current loop as small as possible. And avoid the input switching current through the thermal pad.
2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions.
3. Keep analog and non-switching components away from switching components.
4. Make a single point connection from the signal ground to power ground.
5. Do not allow switching currents to flow under the device.
6. Keep the pattern lines for VINx and PGNDx broad.

7. Exposed pad of device must be soldered to PGND.

8. VREG5 capacitor should be placed near the device, and connected to GND.

9. Output capacitors should be connected with a broad pattern to the PGND.

10. Voltage feedback loops should be as short as possible, and preferably with ground shields.

11. Kelvin connections should be brought from the output to the feedback pin of the device.

12. Providing sufficient vias is preferable for VIN, SW and PGND connections.

13. PCB pattern for VIN, SW, and PGND should be as broad as possible.

14. VIN Capacitor should be placed as near as possible to the device.

○ **Via to GND Plane**

- Blue parts can be placed on the bottom side
- Connect the SWx pins through another layer with the inductor (yellow line)

**Figure 26. TPS54495 PWP Package Layout**

Figure 27. RSA Package Layout

REVISION HISTORY

Changes from Original (June 2012) to Revision A   **Page**

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54495PWP	ACTIVE	HTSSOP	PWP	16	90	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS54495	Samples
TPS54495PWPR	ACTIVE	HTSSOP	PWP	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PS54495	Samples
TPS54495RSAR	ACTIVE	QFN	RSA	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 54495	Samples
TPS54495RSAT	ACTIVE	QFN	RSA	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 54495	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54495PWPR	HTSSOP	PWP	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TPS54495RSAR	QFN	RSA	16	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS54495RSAT	QFN	RSA	16	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54495PWPR	HTSSOP	PWP	16	2000	350.0	350.0	43.0
TPS54495RSAR	QFN	RSA	16	3000	346.0	346.0	33.0
TPS54495RSAT	QFN	RSA	16	250	210.0	185.0	35.0

PACKAGE MATERIALS INFORMATION

TUBE

T - Tube height

L - Tube length

W - Tube width

B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS54495PWP	PWP	HTSSOP	16	90	530	10.2	3600	3.5

PWP 16

PowerPAD™ TSSOP - 1.2 mm max height

Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4073225-3/J

TEXAS
INSTRUMENTS

6.6
6.2 TYP

A

PIN 1 ID
AREA

1   16

14X [0.65]

2X
[4.55]

5.1
4.9
NOTE 3

8

9

B   4.5
4.3

16X 0.30
0.19

⊕ [0.1Ⓜ] C A B

C

SEATING PLANE

[⌒] [0.1] C

(0.15) TYP

SEE DETAIL A

2X 1.34 MAX
NOTE 5

4X 0.166 MAX
NOTE 5

THERMAL
PAD

3.3
2.7

17

3.3
2.7

0.25

GAGE PLANE

0° - 8°

0.75
0.50

(1)

1.2 MAX

0.15
0.05

DETAIL A
TYPICAL

4214868/A   02/2017

PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
   per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may not be present.

(3.4)
NOTE 9

SOLDER MASK
DEFINED PAD

(3.3)

16X (1.5)

SYMM

SEE DETAILS

1

16

16X (0.45)

(1.1)
TYP

(3.3)

(5)
NOTE 9

SYMM

17

14X (0.65)

8

9

(∅ 0.2) TYP
VIA

(1.1) TYP

METAL COVERED
BY SOLDER MASK

(5.8)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:10X

SOLDER MASK
OPENING

METAL

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED
METAL

EXPOSED
METAL

0.05 MAX
ALL AROUND

0.05 MIN
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS
PADS 1-16

4214868/A   02/2017

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
   numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.

PWP0016A

PLASTIC SMALL OUTLINE

SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

| STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.69 X 3.69
0.125	3.3 X 3.3 (SHOWN)
0.15	3.01 X 3.01
0.175	2.79 X 2.79

4214868/A   02/2017

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

RSA (S−PVQFN−N16)   PLASTIC QUAD FLATPACK NO−LEAD

PIN 1 INDEX AREA
TOP AND BOTTOM

4,10 / 3,90

4,10 / 3,90

1,00 / 0,80

0,20 REF.

SEATING PLANE

⌒ 0,08

0,05 / 0,00

16X 0,50 / 0,30

0,65

THERMAL PAD

SIZE AND SHAPE
SHOWN ON SEPARATE SHEET

16X 0,38 / 0,23

⊕ | 0,10 Ⓜ | C | A | B
  | 0,05 Ⓜ | C

4205141/D 06/11

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B.   This drawing is subject to change without notice.
         C.   Quad Flatpack, No−leads (QFN) package configuration.
         D.   The package thermal pad must be soldered to the board for thermal and mechanical performance.
         E.   See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
         F.   Falls within JEDEC MO−220.

RSA (S−PVQFN−N16)   PLASTIC QUAD FLATPACK NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

PIN 1 INDICATOR
C 0,30

Exposed Thermal Pad

16   5
2,70±0,10
13   8

1   4

12

2,70±0,10

Bottom View

Exposed Thermal Pad Dimensions

4206364−2/0 09/15

NOTES:
A. All linear dimensions are in millimeters

RSA (S−PVQFN−N16)   PLASTIC QUAD FLATPACK NO−LEAD

Example Board Layout

Pin 1 0,5x0,5mm
Route Keep Out Area

0,4

0,4

12x0,65

Note D

3,1   4,8

3,1
4,8

Non Solder Mask Defined Pad

R0,175

0,85

0,07
All Around

0,35

Example Solder Mask Opening (Note F)

Pad Geometry (Note C)

Example Stencil Design
0.125mm Stencil Thickness
(Note E)

16x0,3   12x0,65

16x0,8

R0,15   0,3

12x0,65   4x1,1

0,728 TYP.   0,3   3,15   4,75

45°   4x1,1

0,728 TYP.

3,15
4,75

59% Printed Solder Coverage

Center Pad Layout
(Note D)

6x1,1

6x1,1   2,7

9xØ0,2

2,7

4207807/G   09/15

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC−7351 is recommended for alternate designs.
        D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN
           Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
           for specific thermal information, via requirements, and recommended board layout. These documents are available at
           www.ti.com <http://www.ti.com>.
        E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
           contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
        F. Customers should contact their board fabrication site for solder mask tolerances.

Texas Instruments
www.ti.com