

TPS61158 ZHCSB35 - MAY 2013

带有集成功率二极管的白光发光二极管 (WLED) 驱动器

查询样品: TPS61158

特性

- 2.7V 至 5.5V 输入电压范围
- 28V LED 开路保护(多达 8 个 LED)
- 集成 0.6A 30V 内部开关场效应晶体管 (FET) 和功率二极管
- **750kHz** 开关频率
- 灵活的数字和脉宽调制 (PWM) 亮度控制
 - 1 线制控制接口 (EasyScale)
 - PWM 亮度调节控制接口
- 高达 100:1 PWM 调光比
- 集成环路补偿
- 内置软起动
- 内置 WLED 开路保护
- 热关断
- 带有散热垫的 2mm x 2mm x 0.8mm 6 引脚四方 扁平无引线 (QFN) 封装

应用范围

- 功能型手机
- 智能电话
- 便携式媒体播放器
- 超移动器件
- **GPS** 接收器
- 用于小型和媒体外形设计的 LCD 显示器的背光源

说明

借助额定电压为 30V 的集成开关 FET 和功率二极 管,TPS61158 成为一个可驱动串联 LED 的升压转换 器。升压转换器以 750kHz 的固定开关频率运行,以 降低输出波纹、提高转换效率并可用于小型外部组件。

如典型应用所示,缺省白光 LED 电流由外部传感器电 阻器 RFB 设定,并且此反馈电压被调节至 200mV。 运行期间,可由 CTRL 引脚上的 1 线制数字接 口(Easyscale™ 协议)来控制 LED 电流。或者,可

将一个 PWM 信号施加到 CTRL 引脚上,占空比通过 这个引脚确定反馈基准电压。 在数字或者 PWM 模式 下,TPS61158 并不会突发 LED 电流;因此,它不会 在输出电容器上生成可闻噪音。 为了大大增加保护能 力,此器件特有集成的 LED 开路保护功能,此功能可 在 LED 开路情况下关闭禁用 TPS61158,以防止输出 电压超过集成电路 (IC) 的绝对最大电压额定值。 TPS61158 采用节省空间的、带有散热垫的 2mm x 2mm QFN 封装。

典型应用





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

TPS61158

ZHCSB35 - MAY 2013

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

ORDERING	PACKAGE	PACKAGE MARKING
TPS61158DRV	QFN 2 x 2 6L - DRV	SIW

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VAL	UE	
		MIN	MAX	UNIT
	VIN	-0.3	6	V
Voltage range ⁽²⁾	VOUT, LX	-0.3	30	V
	FB, CTRL	-0.3	7	V
ECD rating	НВМ		2	kV
ESD rating	CDM		500	V
Continuous power dis	us power dissipation See Thermal Information Table			
Operating junction te	mperature range	-40 150		°C
Storage temperature	range	-65 150		°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

THERMAL INFORMATION

		TPS61158	
		DRV (6 PINS)	UNITS
θ _{JA}	Junction-to-ambient thermal resistance ⁽²⁾	70.4	
θ _{JCtop}	Junction-to-case (top) thermal resistance ⁽³⁾	94.8	
θ _{JB}	Junction-to-board thermal resistance ⁽⁴⁾	39.8	°C/M
Ψ _{JT}	Junction-to-top characterization parameter ⁽⁵⁾	2.5	°C/W
Ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	40.2	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	10.2	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
(2) The junction to ensure the product of the pr

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

(5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).

(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.



www.ti.com.cn

2



RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VIN	Input voltage range	2.7	5.5	V
V _{OUT}	Output voltage range	Vin	29	V
I _{OUT}	Output load current		30	mA
L	Inductor	10	22	μH
CI	Input capacitor	1.0	10	μF
Co	Output capacitor	0.47	2.2	μF
F _{PWM}	Input PWM signal frequency range	20	100	kHz
T _A	Operating ambient temperature	-40	85	°C
TJ	Operating junction temperature	-40	125	°C

ELECTRICAL CHARACTERISTICS

 V_{IN} =3.6V, CTRL=High, IFB current=20mA, IFB voltage=200mV, $T_A = -40^{\circ}$ C to 85°C, typical values are at $T_A = 25^{\circ}$ C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER SUP	PLY						
V _{IN}	Input voltage range		2.7		5.5	V	
V	V under voltage lookout threshold	V _{IN} ramp down		2.2	2.35	V	
VIN_UVLO	VIN under voltage lockout threshold	V _{IN} ramp up		2.5	2.65	v	
V _{IN_HYS}	V _{IN} under voltage lockout hysteresis			275		mV	
	Operating guideagent ourrent into V/N	Device enable, no switching and no load (V_{FB} = 0.4V)		0.3	0.5		
IQ	Operating quescent current into vity	Device enable, switching 750kHz and no load ($V_{FB} = 0V$)		0.5	1.65	ША	
I _{SD}	Shutdown current	CTRL = GND		0.1	1	μA	
CONTROL L	OGIC AND TIMING						
V _H	CTRL logic high voltage		1.2			V	
VL	CTRL logic Low voltage				0.4	V	
R _{PD}	CTRL pin internal pull-down resistor	V _{CTRL} = 1.8 V		300		kΩ	
t _{SD}	CTRL pulse width to shutdown	CTRL from high to low	3.5			ms	
VOLTAGE A	ND CURRENT REGULATION						
V _{REF}	Voltage feedback regulation voltage	Duty = 100%	194	200	206	mV	
I _{FB}	FB pin bias current	$V_{FB} = 200 mV$			2	μΑ	
t _{REF}	V _{REF} filter time constant			230		μs	
POWER SWI	TCH AND DIODE	, , , , , , , , , , , , , , , , , , , ,					
R _{DS(ON)}	N-channel MOSFET on-resistance	$V_{\text{IN}} = 3.6 \text{ V}, \text{ T}_{\text{A}} = 25^{\circ}\text{C},$ $I_{\text{OUT}} = 100 \text{ mA}$		0.6	1	Ω	
V _F	Power diode forward voltage	I _{DIODE} = 0.2A		0.75	1	V	
I _{LEAK_LX}	LX pin leakage current	$V_{LX} = 28V$		0.1	2	μA	
OSCILLATO	र						
f _{SW}	Oscillator frequency		600	750	900	kHz	
D _{max}	Maximum duty cycle of boost switching	V_{FB} = 0V, measured on the drive signal of the switch MOSFET	88%	94%			
PROTECTIO	N AND SOFTSTART						
I _{LIM}	NMOS current limit	$V_{IN} = 3.6V$, $D = D_{MAX}$, $T_A = 0^{\circ}C$ to $85^{\circ}C$,	0.5	0.6	0.7	Α	
I _{LIM_Start}	Start up current limit			360		mA	
t _{ILIM_Start}	Time step for start up current limit			8		ms	
V _{OVP}	Open LED protection threshold	Tested at VOUT pin	27.5	28.2	29	V	

TPS61158 ZHCSB35 -MAY 2013

www.ti.com.cn

ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} =3.6V, CTRL=High, IFB current=20mA, IFB voltage=200mV, T_A = -40°C to 85°C, typical values are at T_A = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP M	AX	UNIT
EasyScale	TIMING					
t _{es_detect}	Easy Scale detection time ⁽¹⁾	CTRL low	450			μs
t _{es_delay}	Easy Scale detection delay		100			μs
t _{es_win}	Easy Scale detection window time	Measured from CTRL high	3.5			ms
t _{start}	Start time of program stream		3.5			μs
t _{EOS}	End time of program stream		3.5	6	00	μs
t _{H_LB}	High time of low bit	Logic 0	3.5	3	00	μs
t _{L_LB}	Low time of low bit	Logic 0	2 x t _{H_LB}	6	600	μs
t _{H_HB}	High time of high bit	Logic 1	2 x t _{L_HB}	6	600	μs
t _{L_HB}	Low time of high bit	Logic 1	3.5	3	00	μs
V _{ACKNL}	Acknowledge output voltage low	Open drain, $R_{pullup} = 15k\Omega$ to VIN			0.4	V
t _{valACK}	Acknowledge valid time	See ⁽²⁾			3.5	μs
t _{ACKN}	Duration of acknowledge condition	See ⁽²⁾		ę	00	μs
THERMAL	SHUTDOWN					
T _{shutdown}	Thermal shutdown threshold			160		°C
T _{hys}	Thermal shutdown hysteresis			15		°C

 To select EasyScale mode, the CTRL pin has to be low for more than t_{es_detect} during t_{es_win}
 Acknowledge condition active 0, this condition will only be applied in case the RFA bit is set. Open drain output, line needs to be pulled high by the host with resistor load.



DEVICE INFORMATION



PIN FUNCTIONS

PIN		1/0	DESCRIPTION		
NO.	NAME	1/0	DESCRIPTION		
1	CTRL	I	Control pin of the boost converter. It is a multi-functional pin which can be used for enable control, PWM and digital dimming.		
2	VIN	VIN I The input supply pin for the IC. Connect VIN to a supply voltage between 2.7V and 5.5V.			
3	VOUT	0	Output of the boost converter.		
4	FB	I	Feedback pin for current. Connect the sense resistor from FB to GND.		
5	GND	0	Ground		
6	LX	Ι	This is the switching node of the IC. Connect the inductor between the VIN and LX pin.		
7	Thermal Pad		The thermal pad should be soldered to the analog ground plane. If possible, use thermal via to connect to ground plane for ideal power dissipation.		

Texas Instruments

www.ti.com.cn

FUNCTIONAL BLOCK DIAGRAM





TYPICAL CHARACTERISTICS

TABLE OF GR	APHS
-------------	------

TITLE	DESCRIPTION	FIGURE
Dimming Efficiency	$V_{\rm IN}$ = 3.6V; 6 LEDs (V_{\rm OUT} = 18.3V), 8 LEDs (V_{\rm OUT} = 24.4V); R_{\rm FB} = 10Ohm; PWM Freq = 40kHz; L = 22µH	Figure 1
Dimming Efficiency	V_{IN} = 3V, 3.6V, 4.2V, 5V; 6 LEDs (V_{OUT} = 18.3V); R_{FB} = 100hm; PWM Freq = 40kHz; L = 22µH	Figure 2
Dimming Efficiency	V_{IN} = 3V, 3.6V, 4.2V, 5V; 8 LEDs (V_{OUT} = 24.4V); R_{FB} = 100hm; PWM Freq = 40kHz; L = 22µH	Figure 3
Switch Current Limit vs Temperature	V _{IN} = 3.6V	Figure 4
Switch Current Limit vs VIN	$T_A = 25^{\circ}C$	Figure 5
FB Voltage vs EasyScale Step	V _{IN} = 3.6V	Figure 6
FB voltage vs PWM duty cycle	V_{IN} = 3.6V; PWM Freq = 20kHz and 40kHz	Figure 7
Output Ripple at PWM Dimming	V_{IN} = 3.6V; 8 LEDs (V_{\text{OUT}} = 24.4V); R_{FB} = 10Ohm; PWM Freq = 20kHz; L = 22 μ H	Figure 8
Switching Waveform	V _{IN} = 3.6V; 8 LEDs (V _{OUT} = 24.4V); R _{FB} = 10Ohm; PWM Duty = 100%; L = 22µH	Figure 9
Switching Waveform	V_{IN} = 3.6V; 8 LEDs (V_{\text{OUT}} = 24.4V); R_{FB} = 10Ohm; PWM Freq = 20kHz; PWM Duty = 25%; L = 22\mu\text{H}	Figure 10
Startup Waveform	V_{IN} = 3.6V; 8 LEDs (V _{OUT} = 24.4V); R _{FB} = 10Ohm; PWM Duty = 100%; L = 22µH	Figure 11
Startup Waveform	V_{IN} = 3.6V; 8 LEDs (V_{\text{OUT}} = 24.4V); R_{FB} = 10Ohm; PWM Freq = 20kHz; PWM Duty = 25%; L = 22\mu\text{H}	Figure 12
Shutdown Waveform	V_{IN} = 3.6V; 8 LEDs (V _{OUT} = 24.4V); R _{FB} = 10Ohm; PWM Duty = 100%; L = 22µH	Figure 13
Shutdown Waveform	V_{IN} = 3.6V; 8 LEDs (V_{\text{OUT}} = 24.4V); R_{FB} = 10Ohm; PWM Freq = 20kHz; PWM Duty = 25%; L = 22\mu\text{H}	Figure 14
Open LED Protection	V _{IN} = 3.6V; 6 LEDs (V _{OUT} = 18.3V); R _{FB} = 10Ohm; PWM Duty = 100%; L = 22µH	Figure 15



40

Dimming Duty Cycle (%)

Figure 1.

60

80

100



20

0

TPS61158

EXAS NSTRUMENTS

www.ti.com.cn





SWITCHING WAVEFORM - DIMMING DUTY = 100%









Figure 10.



Tek Pre



Figure 12.

SHUTDOWN DIMMING DUTY = 25%



Figure 14.

TPS61158 ZHCSB35 - MAY 2013







DETAILED DESCRIPTION

OPERATION

The TPS61158 is a high efficiency boost converter with integrated power diode in a small package size. The device is ideal for driving white LED in series. The serial LED connection provides even illumination by sourcing the same output current through all LEDs, eliminating the need for expensive factory calibration. The device integrates a 30V/0.6A low side switch MOSFET and a 30V power diode, and operates in pulse width modulation (PWM) with 750 kHz fixed switching frequency. For operation see the block diagram. The duty cycle of the converter is set by the error amplifier output and the current signal applied to the PWM control comparator. The control architecture is based on traditional current-mode control; therefore, slope compensation is added to the current signal to allow stable operation for duty cycles larger than 50%. The feedback loop regulates the FB pin to a low reference voltage (200mV typical), reducing the power dissipation in the current sense resistor.

SOFT START-UP

Soft-start circuitry is integrated into the IC to avoid a high inrush current during start-up. After the device is enabled, the voltage at FB pin ramps up to the reference voltage in 32 steps with each step taking 341µs. This ensures that the output voltage rises slowly to reduce the input current. Additionally, during the start up process, the current limit of the switch is set to half of the normal current limit spec. During this period, the input current is kept below 360mA (typical). See the start-up waveform of a typical example.

SHUTDOWN

The TPS61158 enters shutdown mode when the CTRL voltage is logic low for more than 3.5ms. During shutdown, the input supply current for the device is less than $1\mu A$ (max). Although the internal FET does not switch in shutdown mode, there is still a DC current path between the input and the LEDs through the inductor and the power diode. The minimum forward voltage of the LED array must exceed the maximum input voltage to ensure that the LEDs remain off in shutdown. In the typical application with two or more LEDs, the forward voltage is large enough to reverse bias the diode and keep leakage current low.

CURRENT PROGRAM

The FB voltage is regulated by a low 0.2V reference voltage. The LED current is programmed externally using a current-sense resistor RFB in series with the LED string. The value of the RFB is calculated using Equation 1:

$$R_{FB} = \frac{V_{FB}}{I_{LED}}$$

(1)

Where:

 R_{FB} = current sense resistor at FB pin

 $V_{FB} = 200 \text{mV}$ (regulated voltage of FB pin)

 I_{LED} = full-scale output current of LEDs

The output current tolerance depends on the FB voltage accuracy and the current sensor resistor accuracy.

LED BRIGHTNESS DIMMING MODE SELECTION

The CTRL pin is used for the control input for both dimming modes, PWM dimming and 1 wire dimming. The dimming mode for the TPS61158 is selected each time the device is enabled. The default dimming mode is PWM dimming. To enter the 1 wire mode, the following digital pattern on the CTRL pin must be recognized by the IC every time the IC starts from the shutdown mode.

- 1. Pull CTRL pin high to enable the TPS61158, and to start the 1 wire detection window.
- After the EasyScale detection delay (t_{es_delay}, 100µs) expires, drive CTRL low for more than the EasyScale detection time (t_{es_detect}, 450µs).
- 3. The CTRL pin has to be low for more than EasyScale detection time before the EasyScale detection window (t_{es win}, 3.5ms) expires. EasyScale detection window starts from the first CTRL pin low to high transition.

The IC immediately enters the 1 wire mode once the above 3 conditions are met. The EasyScale communication can start before the detection window expires. Once the dimming mode is programmed, it can not be changed without another start up. This means the IC needs to be shutdown by pulling the CTRL low for 3.5ms and restarts. See the Dimming Mode Detection and Soft Start (Figure 16) for a graphical explanation.



Figure 16. Dimming Mode Detection and Soft Start

PWM BRIGHTNESS DIMMING

When the CTRL pin is constantly high, the FB voltage is regulated to 200mV typically. However, the CTRL pin allows a PWM signal to reduce this regulation voltage; therefore, it achieves LED brightness dimming. The relationship between the duty cycle and FB voltage is given by Equation 2.

```
V_{FB} = Duty \times 200 \text{ mV}
```

(2)

Where:

Duty = duty cycle of the PWM signal 200 mV = internal reference voltage

As shown in Figure 17, the IC chops up the internal 200mV reference voltage at the duty cycle of the PWM signal. The pulse signal is then filtered by an internal low pass filter. The output of the filter is connected to the error amplifier as the reference voltage for the FB pin regulation. Therefore, although a PWM signal is used for brightness dimming, only the WLED DC current is modulated, which is often referred as analog dimming. This eliminates the audible noise which often occurs when the LED current is pulsed in replica of the frequency and duty cycle of PWM control. Unlike other scheme which filters the PWM signal for analog dimming, TPS61158 regulation voltage is independent of the PWM logic voltage level which often has large variations.

For optimum performance, use the PWM dimming frequency in the range of 20kHz to 100kHz. Since the CTRL pin is logic only pin, adding an external RC filter applied to the pin does not work.

The minimum dimming duty cycle the IC can support is 1% within the PWM dimming frequency range 20kHz~100kHz.





Figure 17. Block Diagram of Programmable FB Voltage Using PWM Signal

DIGITAL 1 WIRE BRIGHTNESS DIMMING

The CTRL pin features a simple digital interface to allow digital brightness control. The digital dimming can save the processor power and battery life as it does not require a PWM signal all the time, and the processor can enter idle mode if available.

The TPS61158 adopts the EasyScaleTM protocol for the digital dimming, which can program the FB voltage to any of the 32 steps with single command. The step increment increases with the voltage to produce pseudo logarithmic curve for the brightness step. See the Table 1 for the FB pin voltage steps. The default step is full scale when the device is first enabled ($V_{FB} = 200$ mV). The programmed reference voltage is stored in an internal register. A power reset clears the register value and reset it to default.

EasyScale[™]: 1 WIRE DIGITAL DIMMING

EasyScale is a simple but flexible one pin interface to configure the FB voltage. The interface is based on a master-slave structure, where the master is typically a microcontroller or application processor. Figure 18 and Table 2 give an overview of the protocol. The protocol consists of a device specific address byte and a data byte. The device specific address byte is fixed to 58 hex. The data byte consists of five bits for information, two address bits ("00"), and the RFA bit. The RFA bit set to high indicates the Request for Acknowledge condition. The Acknowledge condition is only applied if the protocol was received correctly. The advantage of EasyScale compared with other one pin interfaces is that its bit detection is in a large extent independent from the bit transmission rate. It can automatically detect bit rates between 1.1kBit/sec and up to 100kBit/sec.

Copyright © 2013	. Texas Instruments	Incorporated
00p)g.n 0 2010		moorporatoa

		Table 1. S	Selectable F	B Voltage
	FB VOLTAGE (mV)	D4	D3	D2
0	0	0	0	0
1	5	0	0	0
2	8	0	0	0
3	11	0	0	0
4	14	0	0	1
5	17	0	0	1
6	20	0	0	1

D1

0	0	0	0	0	0	0
1	5	0	0	0	0	1
2	8	0	0	0	1	0
3	11	0	0	0	1	1
4	14	0	0	1	0	0
5	17	0	0	1	0	1
6	20	0	0	1	1	0
7	23	0	0	1	1	1
8	26	0	1	0	0	0
9	29	0	1	0	0	1
10	32	0	1	0	1	0
11	35	0	1	0	1	1
12	38	0	1	1	0	0
13	44	0	1	1	0	1
14	50	0	1	1	1	0
15	56	0	1	1	1	1
16	62	1	0	0	0	0
17	68	1	0	0	0	1
18	74	1	0	0	1	0
19	80	1	0	0	1	1
20	86	1	0	1	0	0
21	92	1	0	1	0	1
22	98	1	0	1	1	0
23	104	1	0	1	1	1
24	116	1	1	0	0	0
25	128	1	1	0	0	1
26	140	1	1	0	1	0
27	152	1	1	0	1	1
28	164	1	1	1	0	0
29	176	1	1	1	0	1
30	188	1	1	1	1	0
31	200	1	1	1	1	1

DATA IN



Figure 18. EasyScale[™] Protocol Overview

D0

www.ti.com.cn



Table 2. EasyScale[™] Bit Description

BYTE	BIT NUMBER	NAME	TRANSMISSION DIRECTION	DESCRIPTION
Device Address Byte 72 hex	7	DA7		0 (MSB device address)
	6	DA6		1
	5	DA5		0
	4	DA4	- IN	1
	3	DA3		1
	2	DA2		0
	1	DA1		0
	0	DA0		0 (LSB device address)
Data byte	7 (MSB)	RFA		Request for acknowledge. If high, acknowledge is applied by device.
	6	A1		0 (Address bit A1)
	5	A0	151	0 (Address bit A0)
	4	D4		Data bit D4
	3	D3		Data bit D3
	2	D2		Data bit D2
	1	D1		Data bit D1
	0 (LSB)	D0		Data bit D0
		ACK	OUT	Acknowledge condition active 0, this condition will only be applied to case RFA bit is set. Open drain output, line needs to be pulled high by the host with a pullup resistor. This feature can only be used if the master has an open drain output stage. In case of a push pull output stage Acknowledge condition may not be requested!



Figure 19. Easy Scale Timing, without acknowledge (RFA = 0)







Figure 21. EasyScale[™]— Bit Coding

All bits are transmitted MSB first and LSB last. Figure 19 shows the protocol without acknowledge request (Bit RFA = 0), Figure 20 with acknowledge (Bit RFA = 1) request. Prior to both bytes, device address byte and data byte, a start condition must be applied. For this, the CTRL pin must be pulled high for at least t_{start} (3.5µs) before the bit transmission starts with the falling edge. If the CTRL pin is already at high level, no start condition is needed prior to the device address byte. The transmission of each byte is closed with an End of Stream condition for at least t_{EOS} (3.5µs).

The bit detection is based on a Logic Detection scheme, where the criterion is the relation between t_{LOW} and t_{HIGH} (refer to Figure 21). It can be simplified to:

- Low Bit (Logic 0): t_{LOW} ≥ 2 x t_{HIGH}
- High Bit (Logic 1): t_{HIGH} ≥ 2 x t_{LOW}

The bit detection starts with a falling edge on the CTRL pin and ends with the next falling edge. Depending on the relation between t_{HIGH} and t_{LOW} , the logic 0 or 1 is detected.

The acknowledge condition is only applied if:

- Acknowledge is requested by setting RFA bit to 1.
- · The transmitted device address matches with the device address of the IC
- Device address byte and data byte are received correctly.

If above conditions are met, after t_{valACK} (3.5µs) delay from the moment when the last falling edge of the protocol is detected, an internal ACKN-MOSFET is turned on to pull the CTRL pin low for the time t_{ACKN} (900µs maximum), then the Acknowledge condition is valid. During the t_{valACK} delay, the master controller keeps the line low; after the delay, it should release the line by outputting high impedance and then detect the acknowledge condition. If it reads back a logic 0, it means the IC has received the command correctly. The CTRL pin can be used again by the master when the acknowledge condition ends after t_{ACKN} time.

Note that the acknowledge condition can only be requested in case the master device has an open drain output. For a push-pull output stage, the use a series resistor in the CTRL line to limit the current to 500μ A is recommended to for such cases as:

- an accidentally requested acknowledge, or
- to protect the internal ACKN-MOSFET.

UNDERVOLTAGE LOCKOUT

An undervoltage lockout prevents operation of the device at input voltages below typical 2.2V. When the input voltage is below the undervoltage threshold, the device is shutdown and the internal switch FET is turned off. If the input voltage rises by undervoltage lockout hysteresis, the IC restarts.

OPEN LED PROTECTION

Open LED protection circuitry prevents IC damage as the result of white LED disconnection. The TPS61158 monitors the voltages at the VOUT pin and FB pin. The circuitry turns off the switch FET and shuts down the IC completely if both of the following two conditions are met: 1) the VOUT voltage reaches OVP threshold (28.2V typical), 2) FB voltage is lower than half of its regulation voltage. This means the LED string is open or the FB pin is short to ground. As a result, the output voltage falls to the level of the input supply. The device remains in shutdown mode until it is enabled by pulling down the CTRL pin logic low for at least 3.5ms and then pulling it high.



THERMAL SHUTDOWN

An internal thermal shutdown turns off the device when the typical junction temperature of 160°C is exceeded. The device is released from shutdown automatically when the junction temperature decreases by 15°C.

(3)

(4)

APPLICATION INFORMATION

MAXIMUM OUTPUT CURRENT

The overcurrent limit in a boost converter limits the maximum input current and thus maximum input power for a given input voltage. Maximum output power is less than maximum input power due to power conversion losses. Therefore, the current limit setting, input voltage, output voltage and efficiency can all change maximum current output. The current limit clamps the peak inductor current; therefore, the ripple has to be subtracted to derive maximum DC current. The ripple current is a function of switching frequency, inductor value and duty cycle. The following equations take into account of all the above factors for maximum output current calculation.

$$I_{P} = \frac{I}{L \times F_{S} \times (\frac{1}{V_{OUT} + V_{F} - V_{IN}} + \frac{1}{V_{IN}})}$$

Where

 I_{P} = inductor peak to peak ripple

L = inductor value

 $F_{\rm S}$ = switching frequency

 V_{OUT} = output voltage of the boost converter. It is equal to the sum of V_{FB} and the voltage drop across LEDs. V_F = forward voltage of internal power diode. 0.75V typical

$$I_{OUT_max} = \frac{V_{IN} \times (I_{LIM} - I_P / 2) \times \eta}{V_{OUT}}$$

Where

I_{OUT max} = maximum output current of the boost converter

 $I_{IIM} = over current limit$

 η = boost efficiency (85%, typical)

To calculate the maximum output current in the worst case, use the minimum input voltage, maximum output voltage and maximum forward voltage of internal power diode (1V). In order to leave enough design margin, the minimum current limit value 0.5A, the minimum switching frequency 600kHz, the inductor value with - 30% tolerance, and a low power conversion efficiency, such as 80% or lower are recommended for the calculation. For instance, when minimum VIN is 3.0V, 8 LEDs output equivalent to VOUT is 26V, the inductor is 22uH, then the maximum output current is 33mA in the worst case.

INDUCTOR SELECTION

The selection of the inductor affects steady state operation as well as transient behavior, loop stability and the power conversion efficiency. These factors make it the most important component in power regulator design. There are three important inductor specifications, inductor value, DC resistance and saturation current. Considering inductor value alone is not enough. The inductor value determines the inductor ripple current. Choose an inductor that can handle the necessary peak current without saturating, according to half of the peak-to-peak ripple current given by Equation 3, plus the inductor DC current given by:

$$I_{\text{in}_\text{DC}} = \frac{V_{\text{OUT}} \times I_{\text{OUT}}}{V_{\text{IN}} \times \eta}$$
(5)

Inductor values can have $\pm 20\%$ or even $\pm 30\%$ tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the 0A value depending on how the inductor vendor defines saturation. When selecting an inductor, please make sure its rated current, especially the saturation current, is larger than its peak current during the operation. Using an inductor with a smaller inductance value causes larger current ripple. This reduces the boost converter's maximum output current, causes large input voltage ripple and reduces efficiency. Large inductance value provides much more output current and higher conversion efficiency. For these reasons, a 10µH to 22µH inductor value range is recommended. A 22µH inductor optimizes the efficiency for most application while maintaining low inductor peak to peak ripple. Table 3 lists the recommended inductors for TPS61158. TPS61158 has built-in slope compensation to avoid sub-harmonic oscillation associated with current mode control. If the inductor value is lower than 10µH, the slope compensation may not be adequate, and the loop can be unstable. Therefore, customers need to verify the inductor in their application if it is different from the recommended values.

(7)

PART NUMBER	L (µH)	DCR MAX (mΩ)	SATURATION CURRENT (A)	Size (L x W x H mm)	VENDOR
LPS3015-103ML	10	440	0.73	3.0 x 3.0 x 1.5	Coilcraft
LPS3015-223ML	22	825	0.5	3.0 x 3.0 x 1.5	Coilcraft
1229AS-H-100M	10	288	0.75	3.5 x 3.7 x 1.2	ТОКО
1229AS-H-220M	22	672	0.5	3.5 x 3.7 x 1.2	ТОКО
VLS3012ET-100M	10	336	0.64	3.0 x 3.0 x 1.2	TDK
VLS3012ET-220M	22	756	0.44	3.0 x 3.0 x 1.2	TDK

Table 3. Recommended Inductors

INPUT AND OUTPUT CAPACITOR SELECTION

The output capacitor is mainly selected to meet the requirements for the output ripple and loop stability. This ripple voltage is related to the capacitor's capacitance and its equivalent series resistance (ESR). Assuming a capacitor with zero ESR, the minimum capacitance needed for a given ripple can be calculated by

$$C_{OUT} = \frac{(V_{OUT} - V_{IN}) \times I_{OUT}}{V_{OUT} \times F_{S} \times V_{ripple}}$$
(6)

Where: Vripple = peak-to-peak output ripple. The additional output ripple component caused by ESR is calculated using:

$$V_{ripple ESR} = I_{OUT} \times R_{ESR}$$

Due to its low ESR, V_{ripple_ESR} can be neglected for ceramic capacitors, but must be considered if tantalum or electrolytic capacitors are used.

Care must be taken when evaluating a ceramic capacitor's derating under DC bias, aging and AC signal. The DC bias can significantly reduce capacitance. Ceramic capacitors can lose as much as 50% of its capacitance at its rated voltage. Therefore, leave the margin on the voltage rating to ensure adequate capacitance at the required output voltage.

The capacitor in the range of 1μ F to 10μ F is recommended for input side. The output requires a capacitor in the range of 0.47μ F to 2.2μ F. The output capacitor affects the loop stability of the boost regulator. If the output capacitor is below the range, the boost regulator can potentially become unstable.

The popular vendors for high value ceramic capacitors are:

TDK (http://www.component.tdk.com/components.php)

Murata (http://www.murata.com/cap/index.html)

LAYOUT CONSIDERATION

As for all switching power supplies, especially those high frequency and high current ones, layout is an important design step. If layout is not carefully done, the regulator could suffer from instability as well as noise problems. Therefore, use wide and short traces for high current paths. The input capacitor Cin needs to be close to the VIN pin and GND pin in order to reduce the input ripple seen by the IC. If possible, choose higher capacitance value for it. If the ripple seen at VIN pin is so large that it affects the boost loop stability or internal circuits operation, R1 and C1 is recommended to compose a filter to decouple the noise (refer to Figure 23). The SW pin carries high current with fast rising and falling edges. Therefore, the connection between the SW pin to the inductor should be kept as short and wide as possible. The output capacitor Cout should be put close to VOUT pin. It is also beneficial to have the ground of Cout close to FB pin. When laying out signal grounds, it is recommended to use short traces separated from power ground traces, and connect them together at a single point close to the GND pin.



ADDITIONAL APPLICATION CIRCUITS



Figure 22. TPS61158 to Drive up to 8 LEDs



Figure 23. TPS61158 to Drive up to 8 LEDs with RC Filter at VIN Pin



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins P	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61158DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SIW	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DRV 6

GENERIC PACKAGE VIEW

WSON - 0.8 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



DRV0006A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DRV0006A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



DRV0006A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款 的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司