

🕳 Order

Now



TPS650250

ZHCSI17B-DECEMBER 2008-REVISED MAY 2018

Support &

Community

22

🧷 Tools &

Software

用于 SoC 和多轨子系统的 TPS650250 电源管理 IC (PMIC)

Technical

Documents

1 特性

- 用于系统电压的 97% 效率的 1.6A 降压转换器 (VDCDC1)
 - 3.3V、2.8V 或可调节
- 用于存储器电压的高达 95% 效率的 0.8A 降压转换器 (VDCDC2)
 - 1.8V、2.5V 或可调节
- 用于处理器内核的 90% 效率的 0.8A 降压转换器 (VDCDC3)
- VDCDC3 上的可调输出电压
- 用于 Vdd_alive 的 30mA LDO
- 2个 200mA 通用 LDO(LDO1 和 LDO2)
- 用于处理器内核的动态电压管理
- 外部可调节的 LDO1 和 LDO2 电压
- 用于电感转换器的单独使能引脚
- 2.25MHz 开关频率
- 85µA 静态电流
- 热关断保护
- 2 应用
- 手机、智能手机
- GPS
- 数码相机
- 双电源供电 DSP 和 µP 解决方案
- Samsung 基于 ARM 的处理器

3 说明

TPS650250器件是一款集成式电源管理 IC,适用于 需要 多个电源轨的应用。**TPS650250**提供三个高效的 降压转换器,可在基于处理器的系统中提供内核电压、 外设、I/O 以及存储器电源轨。这三个降压转换器由 MODE 引脚控制,会在轻负载时进入低功耗模式,从 而实现最高效率或工作在强制固定频率 PWM 模式 下。

TPS650250 器件集成了两个通用 200mA LDO 电压稳 压器。两个 LDO 都可在 1.5V 至 6.5V 输入电压范围内 正常运行,这使得它们可以由其中一个降压转换器供 电。可通过外部电阻分压器设置所有电源轨的输出电压 并通过输入引脚启用。而且,通常使用 30mA LDO 为 常开电源轨供电。

器件型号	封装	封装尺寸(标称值)
TPS650250	VQFN (32)	5.00mm x 5.00mm

(1) 如需了解所有可用封装,请参阅产品说明书末尾的可订购产品



本文档旨在为方便起见,提供有关TI产品中文版本的信息,以确认产品的概要。有关适用的官方英文版本的最新信息,请访问 www.ti.com,其内容始终优先。TI不保证翻译的准确 性和有效性。在实际设计之前,请务必参考最新版本的英文版本。



7.4

8.1

11 1

11.2 11.3

11.4

11.5

11.6

11.7

8

9

1	特性	
2	应用	1
3	说明	
4	修订	历史记录
5	Pin	Configuration and Functions 3
6	Spe	cifications
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 5
	6.4	Thermal Information 5
	6.5	Dissipation Ratings 6
	6.6	Electrical Characteristics6
	6.7	Electrical Characteristics VDCDC18
	6.8	Electrical Characteristics VDCDC2
	6.9	Electrical Characteristics VDCDC3
	6.10	Typical Characteristics 10
7	Deta	ailed Description 12
	7.1	Overview 12
	72	Functional Block Diagram 12

修订历史记录 4

之前版本的页码可能与当前版本有所不同。 注:

Cr	hanges from Revision A (September 2014) to Revision B	Page
•	已更改 更改了数据表的标题	1
•	Changed the Handling Ratings table to ESD Ratings and moved the storage temperature to the Absolute Maximum Ratings table	4
•	已添加增加了开发支持、文档支持、接收文档更新通知和社区资源部分	26
•	己更改 更改了静电放电注意事项 声明	26

目录

Changes from Original (December 2008) to Revision A

已添加 增加了处理额定值表、特性 说明 部分、器件功能模式、应用和实施 部分、电源相关建议 部分、布局 部分、 器件和文档支持部分以及机械、封装和可订购信息部分1

2

EXAS STRUMENTS

7.3 Feature Description...... 13

Application and Implementation 16

8.2 Typical Application 17

10.1 Layout Guidelines 24 10.2 Layout Example 25 11 器件和文档支持 26

Device Functional Modes..... 15

Application Information..... 16

接收文档更新通知 26

静电放电警告...... 26

术语表 27

12 机械、封装和可订购信息...... 27

www.ti.com.cn

Page



5 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
SWITCHING REC	SWITCHING REGULATOR SECTION						
AGND1	31	_	Analog ground connection. All analog ground pins are connected internally on the chip.				
AGND2	13	—	Analog ground connection. All analog ground pins are connected internally on the chip.				
Thermal pad	_	—	Connect the power pad to analog ground.				
VINDCDC1	5	Ι	Input voltage for VDCDC1 step-down converter. This must be connected to the same voltage supply as VINDCDC2, VINDCDC3 and VCC.				
L1	6	_	Switch pin of VDCDC1 converter. The VDCDC1 inductor is connected here.				
VDCDC1	8	Ι	VDCDC1 feedback voltage sense input, connect directly to VDCDC1.				
PGND1	7	_	Power ground for VDCDC1 converter.				
VINDCDC2	VINDCDC2 28 I Input voltage for VDCDC2 step-down converter. This must be connected to the same voltage supply a VINDCDC1, VINDCDC3 and VCC.		Input voltage for VDCDC2 step-down converter. This must be connected to the same voltage supply as VINDCDC1, VINDCDC3 and VCC.				
L2	27	_	Switch pin of VDCDC2 converter. The VDCDC2 inductor is connected here.				
VDCDC2	25	Ι	VDCDC2 feedback voltage sense input, connect directly to VDCDC2.				
PGND2	26	_	Power ground for VDCDC2 converter.				
VINDCDC3	4	I	Input voltage for VDCDC3 step-down converter. This must be connected to the same voltage supply as VINDCDC1, VINDCDC2 and VCC.				
L3	3	_	Switch pin of VDCDC3 converter. The VDCDC3 inductor is connected here.				
VDCDC3	1	Ι	VDCDC3 feedback voltage sense input, connect directly to VDCDC3.				
PGND3	2	_	Power ground for VDCDC3 converter.				
Vcc	29	Ι	Power supply for digital and analog circuitry of DCDC1, DCDC2 and DCDC3 DC-DC converters. This must be connected to the same voltage supply as VINDCDC3, VINDCDC1 and VINDCDC2.				
			Input signal indicating default VDCDC1 voltage, 0 = 2.8V, 1 = 3.3V.				
DEFDCDC1	9	I	This pin can also be connected to a resistor divider between VDCDC1 and GND. In this case the output voltage of the DCDC1 converter can be set in a range from 0.6V to VINDCDC1.				

TPS650250 ZHCSI17B-DECEMBER 2008-REVISED MAY 2018

www.ti.com.cn

STRUMENTS

XAS

Pin Functions (continued)

PIN		1/0	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
			Input signal indicating default VDCDC2 voltage, 0 = 1.8V, 1 = 2.5V.		
DEFDCDC2	22	Ι	This pin can also be connected to a resistor divider between VDCDC2 and GND. In this case the output voltage of the DCDC2 converter can be set in a range from 0.6V to VINDCDC2.		
DEFDCDC3	32	I	This pin must be connected to a resistor divider between VDCDC3 and GND. The output voltage of the DCDC3 converter can be set in a range from 0.6V to VINDCDC3.		
EN_DCDC1	20	Ι	VDCDC1 enable pin. A logic high enables the regulator, a logic low disables the regulator.		
EN_DCDC2	19	Ι	VDCDC2 enable pin. A logic high enables the regulator, a logic low disables the regulator.		
EN_DCDC3	18	I	VDCDC3 enable pin. A logic high enables the regulator, a logic low disables the regulator.		
LDO REGULATO	R SE	стіоі	Ν		
VINLDO	15	I	Input voltage for LDO1 and LDO2.		
VLDO1	16	0	Output voltage of LDO1.		
VLDO2	14	0	Output voltage of LDO2.		
EN_LDO	17	I	Enable input for LDO1 and LDO2. Logic high enables the LDOs, logic low disables the LDOs.		
EN_Vdd_alive	24	I	Enable input for Vdd_alive LDO. Logic high enables the LDO, logic low disables the LDO.		
Vdd_alive	12	0	Output voltage for Vdd_alive.		
FB_LDO1	11	Т	Feedback pin for LDO1.		
FB_LDO2	10	Ι	Feedback pin for LDO2.		
CONTROL AND	2C SI	ЕСТІС	N		
MODE	23	I	Select between Power Safe Mode and forced PWM Mode for DCDC1, DCDC2 and DCDC3. In Power Safe Mode PFM is used at light loads, PWM for higher loads. If PIN is set to high level, forced PWM Mode is selected. If Pin has low level, then Device operates in Power Safe Mode.		
PWRFAIL	21	0	Open drain output. Active low when PWRFAIL comparator indicates low VBAT condition.		
PWRFAIL_SNS	30	Ι	Input for the comparator driving the /PWRFAIL output.		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
	Input voltage range on all pins except A/PGND pins with respect to AGND	-0.3	7	V
	Voltage range on pins VLDO1, VLDO2, FB_LDO1, FB_LDO2	-0.3	3.6	V
	Current at VINDCDC1, L1, PGND1, VINDCDC2, L2, PGND2, VINDCDC3, L3, PGND3	2000	2000	mA
	Peak current at all other pins	500	500	mA
	Continuous total power dissipation	See Dissipa	tion Ratings	
T _A	Operating free-air temperature	-40	85	°C
TJ	Maximum junction temperature	125	125	°C
T _{stg}	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) E		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	
	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	500	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. (1) (2)

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V_{CC}	Input voltage range step-down converters, VINDCDC1, VINDCDC2, VINDCDC3	2.5		6.0	V
	Output voltage range for step-down converter, VDCDC1 ⁽¹⁾	0.6		VINDCDC1	V
Vo	Output voltage range for mem step-down converter, VDCDC2 ⁽¹⁾	0.6		VINDCDC2	V
	Output voltage range for core step-down converter, VDCDC3	0.6		VINDCDC3	V
VI	Input voltage range for LDOs, VINLDO1, VINLDO2	1.5		6.5	V
Vo	Output voltage range for LDOs	1		3.3	V
lo	Output current at L, V1DCDC1			1600	mA
L1	Inductor at L1 ⁽²⁾	1.5	2.2		μH
CI	Input capacitor at VINDCDC1 ⁽²⁾	10			μF
Co	Output capacitor at VDCDC1 ⁽²⁾	10	22		μF
lo	Output current at L2, VDCDC2			800	mA
L2	Inductor at L2 ⁽²⁾	1.5	2.2		μH
CI	Input capacitor at VINDCDC2 ⁽²⁾	10			μF
Co	Output capacitor at VDCDC2 (2)	10	22		μF
lo	Output current at L3, VDCDC3			800	mA
L3	Inductor at L3 ⁽²⁾	1.5	2.2		μH
CI	Input capacitor at VINDCDC3 ⁽²⁾	10			μF
Co	Output capacitor at VDCDC3 (2)	10	22		μF
CI	Input capacitor at VCC ⁽²⁾	1			μF
CI	Input capacitor at VINLDO ⁽²⁾	1			μF
Co	Output capacitor at VLDO1, VLDO2 ⁽²⁾	2.2			μF
lo	Output current at VLDO1, VLDO2			200	mA
Co	Output capacitor at Vdd_alive ⁽²⁾	2.2			μF
I _O	Output current at Vdd_alive			30	mA
T _A	Operating ambient temperature	-40		85	°C
TJ	Operating junction temperature	-40		125	°C
R _{CC}	Resistor from VINDCDC3, VINDCDC2, VINDCDC1 to V_{CC} used for filtering ⁽³⁾		1	10	Ω

(1)

When using an external resistor divider at DEFDCDC2, DEFDCDC1. See applications section for more information, for $V_0 > 2.85V$ choose 3.3μ H inductor. Up to 2.5mA can flow into V_{CC} when all 3 converters are running in PWM, this resistor will cause the UVLO threshold to be shifted accordingly. (2) (3)

6.4 Thermal Information

		TPS650250		
	THERMAL METRIC ⁽¹⁾	RHB (VQFN)	UNIT	
		32 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	31.8	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	21.8	°C/W	
$R_{\theta J B}$	Junction-to-board thermal resistance	5.8	°C/W	
τιΨ	Junction-to-top characterization parameter	0.2	°C/W	
ΨЈВ	Junction-to-board characterization parameter	5.7	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	1.3	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

TPS650250



6.5 Dissipation Ratings

PACKAGE ⁽¹⁾	$\label{eq:R_0JA} \begin{array}{cc} T_A \leq 25^{\circ} C & \text{DERATING FACTOR} \\ \text{POWER RATING} & \text{ABOVE } T_A = 25^{\circ} C & \text{POWER RATING} \end{array}$		T _A = 85°C POWER RATING		
RHB	35 K/W	2.85 W	28m W/K	1.57 W	1.14 W

(1) The thermal resistance junction to ambient of the RHB package is measured on a high K board. The thermal resistance junction to power pad is 1.5k/W.

6.6 Electrical Characteristics

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V, $T_A = -40^{\circ}$ C to 85°C, typical values are at $T_A = 25^{\circ}$ C (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS			TYP	MAX	UNIT		
CONTROL SIGNALS: EN_DCDC1, EN_DCDC2, EN_DCDC3, EN_LDO, MODE, EN_VDD_ALIVE									
VIH	High level input voltage					VCC	V		
V _{IL}	Low level input voltage			0		0.4	V		
I _H	Input bias current				0.01	0.1	μA		
SUPPLY PIN	S: VCC, VINDCDC1, V	/INDCDC2, VINDCDC3							
		PFM All 3 DCDC converters enabled, zero load and no switching, LDOs enabled			135	170			
	Operating quiescent	PFM All 3 DCDC converters enabled, zero load and no switching, LDO1, LDO2 = OFF, Vdd_alive = ON	V - 2 6V		75	100	\Lambda		
'(qPFM)	current	PFM DCDC1 and DCDC2 converters enabled, zero load and no switching, LDO1, LDO2 = OFF, Vdd_alive = ON	v _{CC} = 3.0v		55	80	μΑ		
		PFM DCDC1 converter enabled, zero load and no switching, LDO1, LDO2 = OFF, Vdd_alive = ON			40	60			
	Current into V _{CC} ; PWM	All 3 DCDC converters enabled & running in PWM, LDOs off	V _{CC} = 3.6V		2		mA		
I _{VCC(PWM)}		PWM DCDC1 and DCDC2 converters enabled and running in PWM, LDOs off			1.5	2.5			
		PWM DCDC1 converter enabled and running in PWM, LDOs off			0.85	2			
	Quiescent current	All converters disabled, LDO1, LDO2 = OFF, Vdd_alive = OFF	V _{CC} = 3.6V		16		μΑ		
I _q		All converters disabled, LDO1, LDO2 = OFF, Vdd_alive = ON			26				
VLDO1 AND	VLDO2 LOW DROPO	UT REGULATORS							
I _(q)	Operating quiescent current	Current per LDO into VINLDO			16	30	μA		
I _(SD)	Shutdown current	Total current into VINLDO, VLDO = 0V			0.6	2	μA		
VI	Input voltage range for LDO1, LDO2			1.5		6.5	V		
Vo	LDO1 output voltage range			1		3.3	V		
	LDO2 output voltage range			1		3.3	V		
VFB	LDO1 and LDO2 feedback voltage				1.0		V		
IO	Maximum output current for LDO1, LDO2	V _I = 1.8V, V _O = 1.3V					mA		
IO	Maximum output current for LDO1, LDO2	V _I = 1.5V; V _O = 1.3V			120		mA		



Electrical Characteristics (continued)

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V, $T_A = -40^{\circ}$ C to 85°C, typical values are at $T_A = 25^{\circ}$ C (unless otherwise noted)

		TEST CONDITIONS	MIN	TVD	MAY	
P/		TEST CONDITIONS	IVIIN	ITP	WAX	UNII
ISC	LDO1 and LDO2 short circuit current limit	$V_{LDO1} = GND, V_{LDO2} = GND$			400	mA
	Minimum voltage drop at LDO1, LDO2	I _O = 50mA, VINLDO = 1.8V			120	mV
	Minimum voltage drop at LDO1, LDO2	I _O = 50mA, VINLDO = 1.5V		65	150	mV
	Minimum voltage drop at LDO1, LDO2	I _O = 200mA, VINLDO = 1.8V			300	mV
	Output voltage accuracy for LDO1, LDO2	I _O = 10mA	-2%		1%	
	Line regulation for LDO1, LDO2	$V_{INLDO1,2} = V_{LDO1,2} + 0.5V$ (min. 2.5V) to 6.5V, $I_0 = 10$ mA	-1%		1%	
	Load regulation for LDO1, LDO2	I _O = 0mA to 200mA	-1%		1%	
	Regulation time for LDO1, LDO2	Load change from 10% to 90%		10		μS
VDD_ALIVE	LOW DROPOUT REG	ULATOR				
Vdd_alive	Vdd_alive LDO output voltage, TPS6502500 to TPS6502504	I _O = 0mA		1.0		V
I _O	Output current for Vdd_alive				30	mA
I _(SC)	Vdd_alive short circuit current limit	Vdd_alive = GND			100	mA
	Output voltage accuracy for Vdd_alive	I _O = 0mA	-1%		1 %	
	Line regulation for Vdd_alive	V_{CC} = Vdd_alive + 0.5 V to 6.5 V, I _O = 0mA	-1%		1 %	
	Regulation time for Vdd_alive	Load change from 10% to 90%		10		μS
ANALOGIC	SIGNALS DEFDCDC1,	, DEFDCDC2, DEFDCDC3				
V _{IH}	High level input voltage		1.3		VCC	V
V _{IL}	Low level input voltage		0		0.1	V
I _H	Input bias current			0.001	0.05	μΑ
THERMAL S	HUTDOWN	1	1			
T _{SD}	Thermal shutdown	Increasing junction temperature		160		°C
	Thermal shudown hysteresis	Decreasing junction temperature		20		°C
INTERNAL U	JNDER VOLTAGE LO	СКОЛТ	1			
UVLO	Internal UVLO	VCC falling	-3%	2.35	3%	V
V _{UVLO_HYST}	internal UVLO comparator hysteresis			120		mV
	ETECTOR COMPARA	TOR				
PWRFAIL_ SNS	Comparator threshold	Falling threshold	-2%	1.0	2%	V
	Hysteresis		40	50	60	mV

Electrical Characteristics (continued)

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V, $T_A = -40^{\circ}C$ to $85^{\circ}C$, typical values are at $T_A = 25^{\circ}C$ (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Propagation delay	25mV overdrive			10	μs
V _{OL}	Power fail output low voltage	I _{OL} = 5 mA			0.3	V

6.7 Electrical Characteristics VDCDC1

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V, $T_A = -40^{\circ}$ C to 85°C, typical values are at $T_A = 25^{\circ}$ C (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
VDCDC1 ST	EP-DOWN CONVERTER						
VI	Input voltage range, VINDCDC1			2.5		6	V
lo	Maximum output current		V _O = 3.3V	1600			mA
I _{SD}	Shutdown supply current in VINDCDC1 E		EN_DCDC1 = GND		0.1	1	μA
R _{DS(on)}	P-channel MOSFET on-res	istance	VINDCDC1 = VGS = 3.6V		125	261	mΩ
I _{LP}	P-channel leakage current		VINDCDC1 = 6V			2	μA
R _{DS(on)}	N-channel MOSFET on-res	istance	VINDCDC1 = VGS = 3.6V		130	260	mΩ
I _{LN}	N-channel leakage current		$V_{DS} = 6V$		7	10	μA
I _{LIMF}	Forward current limit (P- and N-channel)		2.5V < V _{INMAIN} < 6V	1.75	1.97	2.15	А
f _S	Oscillator frequency			1.95	2.25	2.55	MHz
	Fixed output voltage MODE=0 (PWM/PFM)	2.8V	VINDCDC1 = 3.3V to 6V; 0 mA $\leq I_0 \leq 1.0A$	-2%		2%	
		3.3V		-2%		2%	
	Fixed output voltage MODE=1 (PWM)	2.8V	VINDCDC1 = $3.7V$ to $6V$;	-1%		1%	
		3.3V	0 mA ≤ I _O ≤ 1.0A	-1%		1%	
VDCDC1	Adjustable output voltage v divider at DEFDCDC1 MOI (PWM/PFM)	vith resistor DE = 0	VINDCDC1 = VDCDC1 +0.4V (min 2.5V) to 6V; $0mA \le I_O \le 1.6A$	-2%		2%	
	Adjustable output voltage v divider at DEFDCDC1; MO (PWM)	vith resistor DE = 1	VINDCDC1 = VDCDC1 +0.4V (min 2.5V) to 6V; $0mA \le I_O \le 1.6A$	-1%		1%	
	Line regulation		VINDCDC1 = VDCDC1 + 0.3V (min. 2.5 V) to 6V; $I_0 = 10$ mA		0		%/V
Load regulation		$I_{O} = 10$ mA to 1.6A		0.25		%/A	
t _{SS}	Soft start ramp time		VDCDC1 ramping from 5% to 95% of target value		750		μS
R(L1)	Internal resistance from L1	to GND			1		MΩ

6.8 Electrical Characteristics VDCDC2

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V, $T_A = -40^{\circ}$ C to 85°C, typical values are at $T_A = 25^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
VDCDC2 STEP-DOWN CONVERTER									
VI	Input voltage range, VINDCDC2		2.5		6	V			
lo	Maximum output current	$V_{O} = 2.5V$	800			mA			
I _{SD}	Shutdown supply current in VINDCDC2	EN_DCDC2 = GND		0.1	1	μA			
R _{DS(on)}	P-channel MOSFET on-resistance	$VINDCDC2 = V_{GS} = 3.6V$		140	300	mΩ			
I _{LP}	P-channel leakage current	VINDCDC2 = 6.0V			2	μA			
R _{DS(on)}	N-channel MOSFET on-resistance	VINDCDC2 = VGS = 3.6V		150	297	mΩ			
I _{LN}	N-channel leakage current	V _{DS} = 6V		7	10	μÂ			



Electrical Characteristics VDCDC2 (continued)

VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V, $T_A = -40^{\circ}$ C to 85°C, typical values are at $T_A = 25^{\circ}$ C (unless otherwise noted)

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{LIMF}	Forward current limit (P- and N-channel) 2.5		2.5V < VINDCDC2 < 6V	1.05	1.16	1.29	А
f _S	Oscillator frequency			1.95	2.25	2.55	MHz
	Fixed output voltage	1.8V	VINDCDC2 = 2.5V to 6V; 0 mA $\leq I_0 \leq 1.6A$	-2%		2%	
	MODE = 0 (PWM/PFM)	2.5V	VINDCDC2 = 3V to 6V; 0 mA $\leq I_0 \leq 1.6A$	-2%		2%	
	Fixed output voltage	1.8V	VINDCDC2 = 2.5V to 6V; 0 mA $\leq I_0 \leq 1.6A$	-2%		2%	
	MODE = 1 (PWM)	2.5V	VINDCDC2 = 3V to 6V; 0 mA $\leq I_0 \leq 1.6A$	-1%		1%	
VDCDC2	Adjustable output voltage with resistor divider at DEFDCDC2 MODE = 0 (PWM)		VINDCDC2 = VDCDC2 + 0.5V (min 2.5V) to 6V; 0mA $\leq I_O \leq 1.6A$	-2%		2%	
	Adjustable output voltage divider at DEFDCDC2; MC (PWM)	with resistor DDE = 1	VINDCDC2 = VDCDC2 + 0.5V (min 2.5V) to 6V; 0mA $\leq I_O \leq 1.6A$	-1%		1%	
Line regulation			VINDCDC2 = VDCDC2 + 0.3 V (min. 2.5 V) to 6V; $I_0 = 10$ mA		0.0		%/V
	Load regulation		$I_{O} = 10$ mA to 1.6A	0.25			%/A
t _{SS} Soft start ramp time		VDCDC2 ramping from 5% to 95% of target value	750			μS	
R(L2)	Internal resistance from L2	2 to GND			1		MΩ

6.9 Electrical Characteristics VDCDC3

 $VINDCDC1 = VINDCDC2 = VINDCDC3 = VCC = VINLDO = 3.6V, T_A = -40^{\circ}C \text{ to } 85^{\circ}C, \text{ typical values are at } T_A = 25^{\circ}C \text{ (unless otherwise noted)}$

PARAMETER		TEST CONDITIONS		TYP	MAX	UNIT
VDCDC3 ST	EP-DOWN CONVERTER					
VI	Input voltage range, VINDCDC3		2.5		6.0	V
lo	Maximum output current	V _O = 1.6V	800			mA
I _{SD}	Shutdown supply current in VINDCDC3	EN_DCDC3 = GND		0.1	1	μΑ
R _{DS(on)}	P-channel MOSFET on-resistance	$V_{INDCDC3} = V_{GS} = 3.6V$		310	698	mΩ
I _{LP}	P-channel leakage current	VINDCDC3 = 6V		0.1	2	μA
R _{DS(on)}	N-channel MOSFET on-resistance	$V_{INDCDC3} = V_{GS} = 3.6V$		220	503	mΩ
I _{LN}	N-channel leakage current	$V_{DS} = 6.0V$		7	10	μA
I _{LIMF}	Forward current limit (P- and N- channel)	2.5V < V _{INDCDC3} < 6V	1.00	1.20	1.40	А
f _S	Oscillator frequency		1.95	2.25	2.55	MHz
VPCPC2	Adjustable output voltage with resistor divider at DEFDCDC2 MODE = 0 (PWM)	VINDCDC3 = VDCDC3 + 0.5V (min 2.5V) to 6V; 0mA $\leq I_O \leq 0.8A$	-2%		2%	
VDCDC3	Adjustable output voltage with resistor divider at DEFDCDC2; MODE = 1 (PWM)	VINDCDC3 = VDCDC3 + 0.5V (min 2.5V) to 6V; 0mA \leq I _O \leq 0.8A			1%	
	Line regulation	VINDCDC3 = VDCDC3 + 0.3V (min. 2.5 V) to 6V; $I_0 = 10mA$		0.0		%/V
	Load regulation	I _O = 10mA to 600mA		0.25		%/A
t _{SS} Soft start ramp time		VDCDC3 ramping from 5% to 95% of target value		750		μS
R(L3) Internal resistance from L3 to GND				1		MΩ

ISTRUMENTS

EXAS

6.10 Typical Characteristics

Table 1. Table of Graphs

			FIGURE
η	Efficiency VDCDC1	vs Load current PWM/PFM; $V_0 = 3.3V$	Figure 1
η	Efficiency VDCDC1	vs Load current PWM; $V_0 = 3.3V$	Figure 2
η	Efficiency VDCDC2	vs Load current PWM/PFM; $V_0 = 1.8V$	Figure 3
η	Efficiency VDCDC2	vs Load current PWM; $V_0 = 1.8V$	Figure 4
η	Efficiency VDCDC3	vs Load current PWM/PFM; $V_0 = 1.3V$	Figure 5
η	Efficiency VDCDC3	vs Load current PWM; $V_0 = 1.3V$	Figure 6





www.ti.com.cn

TPS650250 ZHCSI17B – DECEMBER 2008 – REVISED MAY 2018



TPS650250 ZHCSI17B – DECEMBER 2008 – REVISED MAY 2018



www.ti.com.cn

7 Detailed Description

7.1 Overview

The TPS650250 integrates three step-down converters, two general purpose LDOs and one always on low power LDO for applications powered by one LI-Ion or Li-Polymer cell or a single input voltage from 2.5 V to 6 V.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Step-Down Converters, VDCDC1, VDCDC2 AND VDCDC3

The TPS650250 incorporates three synchronous step-down converters operating typically at 2.25 MHz fixed frequency PWM (Pulse Width Modulation) at moderate to heavy load currents. At light load currents the converters automatically enter Power Save Mode and operate with PFM (Pulse Frequency Modulation). VDCDC1 delivers up to 1.6 A, VDCDC2 and VDCDC3 are capable of delivering up to 0.8 A of output current.

The converter output voltages can be programmed via the DEFDCDC1, DEFDCDC2 and DEFDCDC3 pins. The pins can either be connected to GND, VCC or to a resistor divider between the output voltage and GND. The VDCDC1 converter defaults to 2.8 V or 3.3 V depending on the DEFDCDC1 configuration pin, if DEFDCDC1 is tied to ground the default is 2.80 V, if it is tied to VCC the default is 3.3 V. When the DEFDCDC1 pin is connected to a resistor divider, the output voltage can be set in the range of 0.6 V to VINDCDC1 V. Reference the section on Output Voltage Selection for details on setting the output voltage range.

The VDCDC2 converter defaults to 1.8 V or 2.5 V depending on the DEFDCDC2 configuration pin, if DEFDCDC2 is tied to ground the default is 1.8 V, if it is tied to VCC the default is 2.5 V. When the DEFDCDC2 pin is connected to a resistor divider, the output voltage can be set in the range of 0.6 V to VINDCDC2 V.

On the DEFDCDC3 pin for the VDCDC3 converter, a resistor divider must be connected to set the output voltage. This pin does not accept a logic signal like DEFDCDC1 or DEFDCDC2. The value for the resistor divider can be changed during operation, so voltage scaling can be implemented by changing the resistor value.

During PWM operation the converters use a unique fast response voltage mode controller scheme with input voltage feed-forward to achieve good line and load regulation allowing the use of small ceramic input and output capacitors. At the beginning of each clock cycle initiated by the clock signal, the P-channel MOSFET switch is turned on and the inductor current ramps up until the comparator trips and the control logic turns off the switch. The current limit comparator also turns off the switch in case the current limit of the P-channel switch is exceeded. After the adaptive dead time used to prevent shoot through current, the N-channel MOSFET rectifier is turned on and the inductor current ramps down. The next cycle is initiated by the clock signal again turning off the N-channel rectifier and turning on the P-channel switch.

The three DC-DC converters operate synchronized to each other, with the VDCDC1 converter as the master. A 180° phase shift between the VDCDC1 switch turn on and the VDCDC2 and a further 90° shift to the VDCDC3 switch turn on decreases the input RMS current and smaller input capacitors can be used. This is optimized for a typical application where the VDCDC1 converter regulates a Li-Ion battery voltage of 3.7 V to 3.3 V, the VDCDC2 converter from 3.7 V to 2.5 V and the VDCDC3 converter from 3.7 V to 1.5 V.

7.3.2 Power Save Mode Operation

As the load current decreases, the converters enter Power Save Mode operation. During Power Save Mode the converters operate in a burst mode (PFM mode) with a frequency between 1.125 MHz and 2.25 MHz for one burst cycle. However, the frequency between different burst cycles depends on the actual load current and is typically far less than the switching frequency, with a minimum quiescent current to maintain high efficiency.

In order to optimize the converter efficiency at light load the average current is monitored and if in PWM mode the inductor current remains below a certain threshold, then Power Save Mode is entered. The typical threshold to enter Power Save Mode can be calculated as follows:

$$I_{PFMDCDC1enter} = \frac{VINDCDC1}{24 \Omega}$$
$$I_{PFMDCDC2enter} = \frac{VINDCDC2}{26 \Omega}$$
$$I_{PFMDCDC3leave} = \frac{VINDCDC3}{39 \Omega}$$

(1)

During Power Save Mode the output voltage is monitored with a comparator and by maximum skip burst width. As the output voltage falls below the threshold, set to the nominal V_0 , the P-channel switch turns on and the converter effectively delivers a constant current as defined below.

Feature Description (continued)

 $I_{PFMDCDC1leave} = \frac{VINDCDC1}{18 \Omega}$ $I_{PFMDCDC2leave} = \frac{VINDCDC2}{20 \Omega}$ $I_{PFMDCDC3enter} = \frac{VINDCDC3}{29 \Omega}$

If the load is below the delivered current then the output voltage rises until the same threshold is crossed in the other direction. All switching activity ceases, reducing the quiescent current to a minimum until the output voltage has again dropped below the threshold. The power save mode is exited, and the converter returns to PWM mode if either of the following conditions are met:

- 1. The output voltage drops 2% below the nominal V_O due to increased load current
- 2. The PFM burst time exceeds $16 \times 1/\text{fs}$ (7.1µs typical)

These control methods reduce the quiescent current to typically 14μ A per converter and the switching activity to a minimum thus achieving the highest converter efficiency. Setting the comparator thresholds at the nominal output voltage at light load current results in a very low output voltage ripple. The ripple depends on the comparator delay and the size of the output capacitor; increasing capacitor values makes the output ripple tend to zero. Power Save Mode can be disabled by pulling the MODE pin high. This forces all DC-DC converters into fixed frequency PWM mode.

7.3.3 Soft Start

Each of the three converters has an internal soft start circuit that limits the inrush current during start-up. The soft start is realized by using a very low current to initially charge the internal compensation capacitor. The soft start time is typically 750 μ s if the output voltage ramps from 5% to 95% of the final target value. If the output is already pre-charged to some voltage when the converter is enabled, then this time is reduced proportionally. There is a short delay of typically 170 μ s between the converter being enabled and switching activity actually starting. This is to allow the converter to bias itself properly, to recognize if the output is pre-charged, and if so, to prevent discharging of the output while the internal soft start ramp catches up with the output voltage.

7.3.4 100% Duty Cycle Low Dropout Operation

The TPS650250x converters offer a low input to output voltage difference while still maintaining operation with the use of the 100% duty cycle mode. In this mode the P-channel switch is constantly turned on. This is particularly useful in battery-powered applications to achieve the longest operation time by taking full advantage of the whole battery voltage range. The minimum input voltage required to maintain DC regulation depends on the load current and output voltage and can be calculated as:

$$Vin_{min} = Vout_{min} + Iout_{max} \times (RDSon_{max} + R_L)$$

where

14

- lout_{max} = Maximum load current (note: ripple current in the inductor is zero under these conditions)
- RDSon_{max} = Maximum P-channel switch RDSon
- R_L = DC resistance of the inductor
- Vout_{min} = Nominal output voltage minus 2% tolerance limit

7.3.5 Low Dropout Voltage Regulators

The low dropout voltage regulators are designed to operate well with low value ceramic input and output capacitors. They operate with input voltages down to 1.5 V. The LDOs offer a maximum dropout voltage of 300 mV at the rated output current. Each LDO sports a current limit feature. Both LDOs are enabled by the EN_LDO pin. The LDOs also have reverse conduction prevention. This allows the possibility to connect external regulators in parallel in systems with a backup battery. The TPS650250 step-down and LDO voltage regulators automatically power down when the Vcc voltage drops below the UVLO threshold or when the junction temperature rises above 160°C.



(2)

(3)



Feature Description (continued)

7.3.6 Undervoltage Lockout

The undervoltage lockout circuit for the five regulators on the TPS650250x prevents the device from malfunctioning at low input voltages and from excessive discharge of the battery. It disables the converters and LDOs. The UVLO circuit monitors the Vcc pin; the threshold is set internally to 2.35 V with 5% (120 mV) hysteresis. Note that when any of the DC-DC converters are running there is an input current at the Vcc pin, which can be up to 3 mA when all three converters are running in PWM mode. This current needs to be taken into consideration if an external RC filter is used at the Vcc pin to remove switching noise from the TPS650250x internal analog circuitry supply. See the Vcc-Filter section for details on the external RC filter.

7.3.7 PWRFAIL

The PWRFAIL signal is generated by a voltage detector at the PWRFAIL_SNS input. The input signal is compared to a 1 V threshold (falling edge) with 5% (50 mV) hysteresis. PWRFAIL is an open drain output which is actively low when the input voltage at PWRFAIL_SNS is below the threshold.

7.4 Device Functional Modes

The TPS650250x power-up sequencing is designed to be entirely flexible and customer driven; this is achieved simply by providing separate enable pins for each switch-mode converter and a common enable signal for LDO1 and LDO2. The relevant control pins are described in Table 2.

PIN NAME	INPUT/ OUTPUT	FUNCTION
DEFDCDC3	Ι	Defines the default voltage of the VDCDC3 switching converter set with an eternal resistor divider.
DEFDCDC2	I	Defines the default voltage of the VDCDC2 switching converter. DEFDCDC2 = 0 defaults VDCDC2 to 1.8V, DEFDCDC2 = VCC defaults VDCDC2 to 2.5V.
DEFDCDC1	Ι	Defines the default voltage of the VDCDC1 switching converter. DEFDCDC1 = 0 defaults VDCDC1 to 2.80V, DEFDCDC1 = VCC defaults VDCDC1 to 3.3V.
EN_DCDC3	Ι	Set EN_DCDC3 = 0 to disable or EN_DCDC3 = 1 to enable the VDCDC3 converter
EN_DCDC2	l	Set EN_DCDC2 = 0 to disable or EN_DCDC2 = 1 to enable the VDCDC2 converter
EN_DCDC1	I	Set EN_DCDC1 = 0 to disable or EN_DCDC1 = 1 to enable the VDCDC1 converter

Table 2. Control Pins for DCDC Converters



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

This device integrates three step-down converters and three LDOs which can be used to power the voltage rails needed by a processor. A typical configuration for using the TPS650250 PMIC to power the Samsung processor S3C6400-533MHz is shown in Figure 7.



8.2 Typical Application



8.2.1 Typical Configuration For The Samsung Processor S3C6400-533MHz

Figure 7. Samsung Processor Configuration

Typical Application (continued)

8.2.2 Design Requirements

The design parameters for the Samsung Processor Configuration are shown below.

6						
Design Parameter	Value					
Input Voltage Range	4.5 V to 5.5 V					
DCDC1 Output Voltage	3.3 V					
DCDC2 Output Voltage	1.8 V					
DCDC3 Output Voltage	1.0 V					
LDO1 Output Voltage	1.1 V					
LDO2 Output Voltage	3.3 V					

Table 3. Design Parameters

8.2.3 Detailed Design Procedure

This section describes the application design procedure for the TPS650250 PMIC.

8.2.3.1 Inductor Selection for the DCDC Converters

The three converters operate with 2.2 μ H output inductors. Larger or smaller inductor values can be used to optimize performance of the device for specific conditions. The selected inductor has to be rated for its DC resistance and saturation current. The DC resistance of the inductor influences directly the efficiency of the converter. Therefore, an inductor with the lowest DC resistance should be selected for the highest efficiency.

For a fast transient response, a 2.2 μ H inductor in combination with a 22 μ F output capacitor is recommended. For an output voltage above 2.8 V, an inductor value of 3.3 μ H minimum is required. Lower values result in an increased output voltage ripple in PFM mode. The minimum inductor value is 1.5 μ H, but an output capacitor of 22 μ F minimum is needed in this case.

Equation 4 calculates the maximum inductor current under static load conditions. The saturation current of the inductor should be rated higher than the maximum inductor current as calculated with Equation 4. This is recommended because during heavy load transient the inductor current rises above the calculated value.

$$\Delta I_{L} = Vout \times \frac{1 - \frac{Vout}{Vin}}{L \times f} \qquad I_{Lmax} = I_{outmax} + \frac{\Delta I_{L}}{2}$$

where

18

- f = Switching frequency (2.25 MHz typical)
- L = Inductor value
- ΔI_L = Peak-to-peak inductor ripple current
- I_{Lmax} = Maximum inductor current

The highest inductor current occurs at maximum Vin.

Open core inductors have a soft saturation characteristic and they can usually handle higher inductor currents versus a comparable shielded inductor.

A more conservative approach is to select the inductor current rating just for the maximum switch current of the corresponding converter. Consideration must be given to the difference in the core material from inductor to inductor which has an impact on efficiency especially at high switching frequencies. See Table 4 and the typical applications for possible inductors.

(4)



www.ti.com.cn

DEVICE	INDUCTOR VALUE	ТҮРЕ	COMPONENT SUPPLIER
	3.3 μH	LPS3015-332 (output current up to 1 A)	Coilcraft
DCDC2 Convertor	2.2 μH	LPS3015-222 (output current up to 1 A)	Coilcraft
DCDC3 Convenier	3.3 μH VLCF4020T-3R3N1R5		TDK
	2.2 μH	VLCF4020T-2R2N1R7	TDK
	2.2 μH	LPS3010-222	Coilcraft
DCDC3 Converter	2.2 μH	2.2 μH LPS3015-222	
	2.2 μH	VLCF4020-2R2	TDK

Table 4. Tested Inductors

8.2.3.2 Output Capacitor Selection

The advanced Fast Response voltage mode control scheme of the inductive converters implemented in the TPS650250x allows the use of small ceramic capacitors with a typical value of 10 μ F for each converter, without having large output voltage under and overshoots during heavy load transients. Ceramic capacitors having low ESR values have the lowest output voltage ripple and are recommended. Refer to Table 5 for recommended components.

If ceramic output capacitors are used, the capacitor RMS ripple current rating will always meet the application requirements. For completeness, the RMS ripple current is calculated as:

$$I_{\text{RMSCout}} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{L \times f} \times \frac{1}{2 \times \sqrt{3}}$$
(5)

At nominal load current the inductive converters operate in PWM mode and the overall output voltage ripple is the sum of the voltage spike caused by the output capacitor ESR plus the voltage ripple caused by charging and discharging the output capacitor:

$$\Delta \text{Vout} = \text{Vout} \times \frac{1 - \frac{\text{Vout}}{\text{Vin}}}{\text{L} \times f} \times \left(\frac{1}{8 \times \text{Cout} \times f} + \text{ESR}\right)$$
(6)

Where the highest output voltage ripple occurs at the highest input voltage, Vin.

At light load currents the converters operate in Power Save Mode and output voltage ripple is dependent on the output capacitor value. The output voltage ripple is set by the internal comparator delay and the external capacitor. Typical output voltage ripple is less than 1% of the nominal output voltage.

8.2.3.3 Input Capacitor Selection

Because of the nature of the buck converter having a pulsating input current, a low ESR input capacitor is required for best input voltage filtering and minimizing interference with other circuits caused by high input voltage spikes. Each DC-DC converter requires a 10 μ F ceramic input capacitor on its input pin VINDCDCx. The input capacitor can be increased without any limit for better input voltage filtering. The Vcc pin should be separated from the input for the DC-DC converters. A filter resistor of up to 10 Ω and a 1 μ F capacitor should be used for decoupling the Vcc pin from switching noise. Note that the filter resistor may affect the UVLO threshold since up to 3 mA can flow via this resistor into the Vcc pin when all converters are running in PWM mode.

CAPACITOR VALUE	CASE SIZE	COMPO	ONENT SUPPLIER	COMMENTS
22 μF	1206	TDK	C3216X5R0J226M	Ceramic
22 μF	1206	Taiyo Yuden	JMK316BJ226ML	Ceramic
22 μF	0805	TDK	C2012X5R0J226MT	Ceramic
22 μF	0805	Taiyo Yuden	JMK212BJ226MG	Ceramic
10 μF	0805	Taiyo Yuden	JMK212BJ106M	Ceramic
10 μF	0805	TDK	C2012X5R0J106M	Ceramic

Table	5.	Poss	ible	Capa	acitors
-------	----	------	------	------	---------

TPS650250

ZHCSI17B-DECEMBER 2008-REVISED MAY 2018

www.ti.com.cn

8.2.3.4 Output Voltage Selection

The DEFDCDC1, DEFDCDC2, and DEFDCDC3 pins are used to set the output voltage for each step-down converter. See Table 6 for the default voltages if the pins are pulled to GND or to Vcc.

PIN	LEVEL	DEFAULT OUTPUT VOLTAGE
DEFDCDC1	VCC	3.3 V
	GND	2.80 V
DEFDCDC2	VCC	2.5 V
	GND	1.8 V
DEFDCDC3	external voltage divider	0.6 V to VinDCDC3

Table 6. Voltage Options

If a different voltage is needed, an external resistor divider can be added to the DEFDCDC1 or DEFDCDC2 pin as shown in Figure 8:



Figure 8. External Resistor Divider Added

When a resistor divider is connected to DEFDCDC1 or DEFDCDC2, the output voltage can be set from 0.6 V up to the input voltage V_{bat} . The total resistance (R1+R2) of the voltage divider should be kept in the 1 M Ω range in order to maintain a high efficiency at light load. $V_{DEFDCDCx} = 0.6V$



8.2.3.5 Voltage Change on VDCDC3

The output voltage of VDCDC3 is set with an external resistor divider at DEFDCDC3. This pin must not be connected to GND or VINDCDC3. The value of the resistor divider can be changed during operation to allow dynamic voltage scaling.

8.2.3.6 Vdd_alive Output

The Vdd_alive LDO is typically connected to the Vdd_alive input of the Samsung application processor. It provides an output voltage of 1 V at 30 mA. It is recommended to add a capacitor of 2.2 μ F minimum to the Vdd_alive pin. The LDO can be disabled by pulling the EN_Vdd_alive pin to GND.

8.2.3.7 LDO1 and LDO2

The LDOs in the TPS650250 are general purpose LDOs which are stable using ceramics capacitors. The minimum output capacitor required is 2.2 μ F. The LDOs output voltage can be changed to different voltages between 1 V and 3.3 V using an external resistor divider. Therefore they can also be used as general purpose LDOs in the application. The supply voltage for the LDOs needs to be connected to the VINLDO pin, giving the flexibility to connect the lowest voltage available in the system and therefore providing the highest efficiency.



The total resistance (R5+R6) of the voltage divider should be kept in the 1 M Ω range in order to maintain high efficiency at light load. V_{FBLDOx}= 1.0 V.

$$V_{OUT} = V_{FBLDOx} \times \frac{R5 + R6}{R6}$$

$$R5 = R6 \times \left(\frac{V_{OUT}}{V_{FBLDOx}}\right) - R6$$

8.2.3.8 Vcc-Filter

An RC filter connected at the Vcc input is used to keep noise from the internal supply for the bandgap and other analog circuitry. A typical value of 1 Ω and 1 μ F is used to filter the switching spikes, generated by the DC-DC converters. A larger resistor than 10 Ω should not be used because the current into Vcc of up to 2.5 mA causes a voltage drop at the resistor causing the undervoltage lockout circuitry connected at Vcc internally to switch off too early.

8.2.4 Application Curves

The application curves were taken using the following inductor/output capacitor combinations

CONVERTER	INDUCTOR	OUTPUT CAPACITOR	OUTPUT CAPACITOR VALUE
DCDC1	VLCF4020-3R3	C2012X5R0J226M	22 μF
DCDC2	VLCF4020-2R2	C2012X5R0J226M	22 μF
DCDC3	LPS3010-222	C2012X5R0J226M	22 μF

Table 7. Table of Application Curves

	FIGURE
Line transient response VDCDC1	Figure 9
Line transient response VDCDC2	Figure 10
Line transient response VDCDC3	Figure 11
Load transient response VDCDC1	Figure 12
Load transient response VDCDC2	Figure 13
Load transient response VDCDC3	Figure 14
Output voltage ripple DCDC2; PFM mode	Figure 15
Output voltage ripple DCDC2; PWM mode	Figure 16
Load regulation for Vdd_alive	Figure 17
Start-up VDCDC1 to VDCDC3	Figure 18
Start-up LDO1 and LDO2	Figure 19

TPS650250

TEXAS INSTRUMENTS



www.ti.com.cn







TPS650250 ZHCSI17B – DECEMBER 2008 – REVISED MAY 2018





9 Power Supply Recommendations

The TPS650250 is designed to operate from an input voltage supply range between 3.5 V and 5.5 V. The input supply should be well regulated. If the input supply is located more than a few inches from the TPS650250, additional bulk capacitance may be required in addition to the ceramic bypass capacitors.

10 Layout

10.1 Layout Guidelines

- The VINDCDC1, VINDCDC2 and VINDCDC3 terminals should be bypassed to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 10 uF ceramic with a X5R or X7R dielectric.
- The VINLDO terminal should be bypassed to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 1 uF ceramic with a X5R or X7R dielectric.
- The optimum placement is closest to the individual voltage terminals and the AGNDx terminals.
- The AGNDx terminals should be tied to the pcb ground plane at the terminal of the IC.
- The cross sectional area loop from the input capacitor to the VINDCDCx input and corresponding PGNDx terminal should be minimized as much as possible.
- Route the feedback signal for each of the step-down converters next to the current path of the converter in order to decrease the cross sectional area of the feedback loop which minimizes noise injection into the loop.
- Do not route any noise sensitive signals under or next to any of the step-down inductors. Ensure a keepout region directly under the inductors or at least provide ground shielding.
- It is recommended to have the layer directly underneath the IC to be a solid copper ground plane.



10.2 Layout Example



Figure 20. Layout Example of VDCDC1

The most important layout practice is the placement of the input capacitor. The input capacitor should be placed as close as possible to the VINDCDCx and GND pins of the converters inorder to minimize the parasitic inductance and loop.

The second most important layout practice is to minimize the feedback cross-sectional loop of the converters. Route the feedback trace along a close path of the VOUT and switch nodes.

TEXAS INSTRUMENTS

www.ti.com.cn

11 器件和文档支持

11.1 器件支持

11.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

11.1.2 开发支持

有关开发支持,请参阅:

- 在 AMIC110 上实现无 DDR 的 EtherCAT[®] 从站的参考设计
- EtherCAT 从属设备和多协议工业以太网参考设计
- 采用 TPS650250 的 Xilinx Spartan 6 FPGA 电源参考设计
- 采用 PSR 反激式控制器和紧凑型直流/直流级且适用于 PLC 的通用线路电源参考设计
- 智能家居与能源网关参考设计
- 流式音频参考设计

11.2 文档支持

11.2.1 相关文档

请参阅如下相关文档:

- 德州仪器 (TI), 借助适用于处理器应用的电源管理 IC (PMIC) 改进 设计应用报告
- 德州仪器 (TI), 《优化比较器输入端的电阻分压器》应用报告
- 德州仪器 (TI),采用 TPS650240 或 TPS650250 且适用于 Samsung™ s3c2416 的电源参考设计
- 德州仪器 (TI), 《使用 TPS650250 为 AM335x 供电 用户指南》
- 德州仪器 (TI), 使用用于锂离子电池供电系统的 TPS650250EVM 电源管理 IC

11.3 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **71** 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

E2E is a trademark of Texas Instruments. EtherCAT is a registered trademark of Beckhoff Automation GmbH. Samsung is a trademark of Samsung Semiconductor. All other trademarks are the property of their respective owners.

11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。



11.7 术语表

SLYZ022 — TI 术语表。 这份术语表列出并解释术语、缩写和定义。

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS650250RHBR	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 650250	Samples
TPS650250RHBT	ACTIVE	VQFN	RHB	32	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 650250	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020



Texas

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS650250RHBR	VQFN	RHB	32	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2
TPS650250RHBT	VQFN	RHB	32	250	180.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS650250RHBR	VQFN	RHB	32	3000	356.0	356.0	35.0
TPS650250RHBT	VQFN	RHB	32	250	210.0	185.0	35.0

RHB 32

5 x 5, 0.5 mm pitch

GENERIC PACKAGE VIEW

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



RHB0032E



PACKAGE OUTLINE

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



RHB0032E

EXAMPLE BOARD LAYOUT

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



RHB0032E

EXAMPLE STENCIL DESIGN

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源, 不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担 保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。 您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成 本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司