

250mA低瞬态电流，超低噪音，高电源抑制比(PSRR) 低压降线性稳压器


查询样品: [TPS73433-Q1](#), [TPS73401-Q1](#)

特性

- 符合汽车应用要求
- 具有使能功能(EN)的**250mA**低压降稳压器
- 低 I_Q : **44 μ A**
- 提供了多个输出电压版本:
 - 固定**3.3V**输出:
 - 从 **1.25V** 到 **6.2V** 的可调节输出
- 高 **PSRR**: 频率 **1kHz** 时为 **60dB**
- 超低噪音: **28 μ V_{RMS}**
- 快速启动时间: **45 μ s**
- 与一个典型输出电容值为**2.0 μ F**的低等效串联电阻一起工作时保持稳定
- 负载/线路瞬态响应优良
- **2%** 总体准确度 (在负载/线路/温度上)
- 薄型小尺寸晶体管(**SOT**)-23封装

说明

TPS734xx-Q1低压降(LDO)，低功率线性稳压器系列产品在保证极低的接地电流的前提下提供出色的交流(ac)性能。当消耗的接地电流非常低时(典型值44 μ A)，提供高电源抑制比(PSRR)，低噪音，快速启动，和出色的线路和负载瞬态响应。TPS734xx-Q1与陶瓷电容器一起工作时保持稳定并且使用先进的BiCOMS制造工艺来在输出电压为250mV时生成一个典型值为125mV的压降电压。TPS734xx-Q1使用一个精度电压基准和反馈环路来实现全部负载，线路，变化，和温度变化范围上2%的总精度。其额定温度范围 $T_A = -40^{\circ}\text{C}$ 至 $+105^{\circ}\text{C}$ 并且采用薄型ThinSOT-23封装，此封装方式是无线耳机，打印机，和无线网络(WLAN)卡的理想选择。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. ORDERING INFORMATION⁽¹⁾

PRODUCT	V _{OUT}	PACKAGE MARKING
TPS73433TDDCRQ1	3.3V	PXTQ
TPS73401TDDCRQ1	Adjustable	Preview

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Over operating temperature range (unless otherwise noted).

PARAMETER	TPS734xx-Q1	UNIT
V _{IN} range	-0.3 to +7.0	V
V _{EN} range	-0.3 to V _{IN} +0.3	V
V _{OUT} range	-0.3 to V _{IN} +0.3	V
V _{FB} range	-0.3 to V _{FB} (TYP) +0.3	V
Peak output current	Internally limited	
Continuous total power dissipation	See Dissipation Ratings Table	
Junction temperature range, T _J	-55 to +150	°C
Storage junction temperature range, T _{STG}	-55 to +150	°C
ESD rating, HBM	2	kV
ESD rating, CDM	1	kV
ESD rating, MM	100	V

(1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not implied.

DISSIPATION RATINGS

BOARD	PACKAGE	R _{θJC}	R _{θJA}	DERATING FACTOR ABOVE T _A = +25°C	T _A < +25°C	T _A = +70°C	T _A = +85°C
Low-K ⁽¹⁾	DDC	90°C/W	280°C/W	3.6mW/°C	360mW	200mW	145mW
High-K ⁽²⁾	DDC	90°C/W	200°C/W	5.0mW/°C	500mW	275mW	200mW

- (1) The JEDEC low-K (1s) board used to derive this data was a 3in × 3in (7,62cm × 7,62cm), two-layer board with 2-ounce (56,699g) copper traces on top of the board.
- (2) The JEDEC high-K (2s2p) board used to derive this data was a 3in × 3in (7,62cm × 7,62cm), multilayer board with 1-ounce (28,35g) internal power and ground planes and 2-ounce (56,699g) copper traces on top and bottom of the board

ELECTRICAL CHARACTERISTICS

Over operating temperature range ($T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$), $V_{IN} = V_{OUT(TYP)} + 0.3\text{V}$ or 2.7V , whichever is greater; $I_{OUT} = 1\text{mA}$, $V_{EN} = V_{IN}$, $C_{OUT} = 2.2\mu\text{F}$, $C_{NR} = 0.01\mu\text{F}$, unless otherwise noted. For TPS73401-Q1, $V_{OUT} = 3.0\text{V}$. Typical values are at $T_A = +25^\circ\text{C}$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IN}	Input voltage range ⁽¹⁾		2.7		6.5	V
V_{FB}	Internal reference (TPS73401-Q1)		1.184	1.208	1.232	V
V_{OUT}	Output voltage range (TPS73401-Q1)		V_{FB}		6.3	V
V_{OUT}	Output accuracy	Nominal $T_A = +25^\circ\text{C}$	-1.0		+1.0	%
V_{OUT}	Output accuracy ⁽¹⁾	Over V_{IN} , I_{OUT} , Temp $V_{OUT} + 0.3\text{V} \leq V_{IN} \leq 6.5\text{V}$ $1\text{mA} \leq I_{OUT} \leq 250\text{mA}$	-2.0	± 1.0	+2.0	%
$\Delta V_{OUT}\% / \Delta V_{IN}$	Line regulation ⁽¹⁾	$V_{OUT(NOM)} + 0.3\text{V} \leq V_{IN} \leq 6.5\text{V}$		0.02		%/V
$\Delta V_{OUT}\% / \Delta I_{OUT}$	Load regulation	$500\mu\text{A} \leq I_{OUT} \leq 250\text{mA}$		0.005		%/mA
V_{DO}	Dropout voltage ($V_{IN} = V_{OUT(NOM)} - 0.1\text{V}$)	$I_{OUT} = 250\text{mA}$		125	219	mV
I_{CL}	Output current limit	$V_{OUT} = 0.9 \times V_{OUT(NOM)}$	300	580	900	mA
I_{GND}	Ground pin current	$500\mu\text{A} \leq I_{OUT} \leq 250\text{mA}$		45	65	μA
I_{SHDN}	Shutdown current (I_{GND})	$V_{EN} \leq 0.4\text{V}$		0.15	1.0	μA
I_{FB}	Feedback pin current (TPS73401-Q1)		-0.5		0.5	μA
PSRR	Power-supply rejection ratio $V_{IN} = 3.85\text{V}$, $V_{OUT} = 2.85\text{V}$, $C_{NR} = 0.01\mu\text{F}$, $I_{OUT} = 100\text{mA}$	$f = 100\text{Hz}$		60		dB
		$f = 1\text{kHz}$		56		dB
		$f = 10\text{kHz}$		41		dB
		$f = 100\text{kHz}$		28		dB
V_N	Output noise voltage BW = 10Hz to 100kHz, $V_{OUT} = 2.8\text{V}$	$C_{NR} = 0.01\mu\text{F}$		$11 \times V_{OUT}$		μV_{RMS}
		$C_{NR} = \text{none}$		$95 \times V_{OUT}$		μV_{RMS}
T_{STR}	Startup time, $V_{OUT} = 0 \sim 90\%$, $V_{OUT} = 2.85\text{V}$, $R_L = 14\Omega$, $C_{OUT} = 2.2\mu\text{F}$	$C_{NR} = \text{none}$		45		μs
		$C_{NR} = 0.001\mu\text{F}$		45		μs
		$C_{NR} = 0.01\mu\text{F}$		50		μs
		$C_{NR} = 0.047\mu\text{F}$		50		μs
$V_{EN(HI)}$	Enable high (enabled)		1.2		V_{IN}	V
$V_{EN(LO)}$	Enable low (shutdown)		0		0.4	V
$I_{EN(HI)}$	Enable pin current, enabled	$V_{EN} = V_{IN} = 6.5\text{V}$		0.03	1.0	μA
T_{SD}	Thermal shutdown temperature	Shutdown, temperature increasing		165		$^\circ\text{C}$
		Reset, temperature decreasing		145		$^\circ\text{C}$
T_A	Operating temperature		-40		+105	$^\circ\text{C}$
UVLO	Undervoltage lock-out	V_{IN} rising	1.90	2.20	2.65	V
	Hysteresis	V_{IN} falling		70		mV

(1) Minimum $V_{IN} = V_{OUT} + V_{DO}$ or 2.7V , whichever is greater.

DEVICE INFORMATION

FUNCTIONAL BLOCK DIAGRAMS




Figure 1. Fixed Voltage Versions





Figure 2. Adjustable Voltage Versions

PIN CONFIGURATIONS



PIN DESCRIPTIONS

TPS734xx-Q1		DESCRIPTION
NAME	DDC	
IN	1	Input supply.
GND	2	Ground. The pad must be tied to GND.
EN	3	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. EN can be connected to IN if not used.
NR	4	Fixed voltage versions only; connecting an external capacitor to this pin bypasses noise generated by the internal bandgap. This allows output noise to be reduced to very low levels.
FB	4	Adjustable version only; this is the input to the control loop error amplifier, and is used to set the output voltage of the device.
OUT	5	Output of the regulator. A small capacitor (total typical capacitance $\geq 2.0\mu\text{F}$ ceramic) is needed from this pin to ground to assure stability.

TYPICAL CHARACTERISTICS

Over operating temperature range ($T_A = -40^\circ\text{C}$ to $+105^\circ\text{C}$); $V_{IN} = V_{OUT(TYP)} + 0.3\text{V}$ or 2.7V , whichever is greater; $I_{OUT} = 1\text{mA}$, $V_{EN} = V_{IN}$, $C_{OUT} = 2.2\mu\text{F}$, $C_{NR} = 0.01\mu\text{F}$, unless otherwise noted. For TPS73401-Q1, $V_{OUT} = 3.0\text{V}$. Typical values are at $T_A = +25^\circ\text{C}$.

TPS73401-Q1 LINE REGULATION




Figure 3.

TPS73401-Q1 LOAD REGULATION




Figure 4.

TPS73401-Q1 DROPOUT VOLTAGE vs OUTPUT CURRENT




Figure 5.

POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY ($V_{IN} - V_{OUT} = 1.0\text{V}$)




Figure 6.

POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY ($V_{IN} - V_{OUT} = 0.5\text{V}$)




Figure 7.

POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY ($V_{IN} - V_{OUT} = 0.3\text{V}$)




Figure 8.

APPLICATION INFORMATION

The TPS734xx-Q1 family of LDO regulators combines the high performance required of many RF and precision analog applications with ultra-low current consumption. High PSRR is provided by a high gain, high bandwidth error loop with good supply rejection at very low headroom ($V_{IN} - V_{OUT}$). Fixed voltage versions provide a noise reduction pin to bypass noise generated by the bandgap reference and to improve PSRR while a quick-start circuit fast-charges this capacitor at startup. The combination of high performance and low ground current also make the TPS734xx-Q1 an excellent choice for portable applications. All versions have thermal and over-current protection and are fully specified from -40°C to $+105^{\circ}\text{C}$.

Figure 9 shows the basic circuit connections for fixed voltage models. Figure 10 gives the connections for the adjustable output version (TPS73401-Q1). R_1 and R_2 can be calculated for any output voltage using the formula in Figure 10.




Figure 9. Typical Application Circuit for Fixed Voltage Versions




Figure 10. Typical Application Circuit for Adjustable Voltage Versions

Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, it is good analog design practice to connect a $0.1\mu\text{F}$ to $1\mu\text{F}$ low equivalent series resistance (ESR) capacitor across the input supply near the regulator. The ground of this capacitor should be connected as close as the ground of output capacitor; a capacitor value of $0.1\mu\text{F}$ is enough in this condition. When it is difficult to place these two ground points close together, a $1\mu\text{F}$ capacitor is recommended. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is located several inches from the power source. If source impedance is not sufficiently low, a $0.1\mu\text{F}$ input capacitor may be necessary to ensure stability.

The TPS734xx-Q1 is designed to be stable with standard ceramic output capacitors of values $2.2\mu\text{F}$ or larger. X5R and X7R type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR of the output capacitor should be $< 1.0\Omega$, so output capacitor type should be either ceramic or conductive polymer electrolytic.

Feedback Capacitor Requirements (TPS73401-Q1 only)

The feedback capacitor, C_{FB} , shown in Figure 10 is required for stability. For a parallel combination of R_1 and R_2 equal to $250\text{k}\Omega$, any value from 3pF to 1nF can be used. Fixed voltage versions have an internal 30pF feedback capacitor that is quick-charged at start-up. The adjustable version does not have this quick-charge circuit, so values below 5pF should be used to ensure fast startup; values above 47pF can be used to implement an output voltage soft-start. Larger value capacitors also improve noise slightly. The TPS73401-Q1 is stable in unity-gain configuration (OUT tied to FB) without C_{FB} .

Output Noise

In most LDOs, the bandgap is the dominant noise source. If a noise reduction capacitor (C_{NR}) is used with the TPS734xx-Q1, the bandgap does not contribute significantly to noise. Instead, noise is dominated by the output resistor divider and the error amplifier input. To minimize noise in a given application, use a $0.01\mu\text{F}$ noise reduction capacitor; for the adjustable version, smaller value resistors in the output resistor divider reduce noise. A parallel combination that gives $2\mu\text{A}$ of divider current has the same noise performance as a fixed voltage version.

To further optimize noise, equivalent series resistance of the output capacitor can be set to approximately 0.2Ω . This configuration maximizes phase margin in the control loop, reducing total output noise by up to 10%.

Noise can be referred to the feedback point (FB pin) such that with $C_{NR} = 0.01\mu\text{F}$, total noise is given approximately by [Equation 1](#):

$$V_N = \frac{11\mu\text{V}_{\text{RMS}}}{V} \times V_{\text{OUT}} \quad (1)$$

The TPS73401-Q1 adjustable version does not have the noise-reduction pin available, so ultra-low noise operation is not possible. Noise can be minimized according to the above recommendations.

Board Layout Recommendations to Improve PSRR and Noise Performance

To improve ac performance such as PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for V_{IN} and V_{OUT} , with each ground plane connected only at the GND pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the GND pin of the device.

Internal Current Limit

The TPS734xx-Q1 internal current limit helps protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, the device should not be operated in current limit for extended periods of time.

The PMOS pass element in the TPS734xx-Q1 has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting may be appropriate.

Shutdown

The enable pin (EN) is active high and is compatible with standard and low voltage TTL-CMOS levels. When shutdown capability is not required, EN can be connected to IN.

Dropout Voltage

The TPS734xx-Q1 uses a PMOS pass transistor to achieve low dropout. When $(V_{\text{IN}} - V_{\text{OUT}})$ is less than the dropout voltage (V_{DO}), the PMOS pass device is in its linear region of operation and the input-to-output resistance is the $R_{\text{DS, ON}}$ of the PMOS pass element. Because the PMOS device behaves like a resistor in dropout, V_{DO} approximately scales with output current.

As with any linear regulator, PSRR and transient response are degraded as $(V_{\text{IN}} - V_{\text{OUT}})$ approaches dropout. This effect is shown in the [Typical Characteristics](#) section.

Startup and Noise Reduction Capacitor

Fixed voltage versions of the TPS734xx-Q1 use a quick-start circuit to fast-charge the noise reduction capacitor, C_{NR} , if present (see the [Functional Block Diagrams](#)). This architecture allows the combination of very low output noise and fast start-up times. The NR pin is high impedance so a low leakage C_{NR} capacitor must be used; most ceramic capacitors are appropriate in this configuration.

Note that for fastest startup, V_{IN} should be applied first, then the enable pin (EN) driven high. If EN is tied to IN, startup is somewhat slower. Refer to the [Typical Characteristics](#) section. The quick-start switch is closed for approximately $135\mu\text{s}$. To ensure that C_{NR} is fully charged during the quick-start time, a $0.01\mu\text{F}$ or smaller capacitor should be used.

Transient Response

As with any regulator, increasing the size of the output capacitor reduces over/undershoot magnitude but increases duration of the transient response. In the adjustable version, adding C_{FB} between OUT and FB improves stability and transient response. The transient response of the TPS734xx-Q1 is enhanced by an active pull-down that engages when the output overshoots by approximately 5% or more when the device is enabled. When enabled, the pull-down device behaves like a 400Ω resistor to ground.

Undervoltage Lock-Out (UVLO)

The TPS734xx-Q1 utilizes an undervoltage lock-out circuit to keep the output shut off until internal circuitry is operating properly. The UVLO circuit has a de-glitch feature so that it typically ignores undershoot transients on the input if they are less than $50\mu\text{s}$ duration.

Minimum Load

The TPS734xx-Q1 is stable and well-behaved with no output load. To meet the specified accuracy, a minimum load of 1mA is required. Below 1mA at junction temperatures near $+125^\circ\text{C}$, the output can drift up enough to cause the output pull-down to turn on. The output pull-down limits voltage drift to 5% typically but ground current could increase by approximately $50\mu\text{A}$. In typical applications, the junction cannot reach high temperatures at light loads because there is no appreciable dissipated power. The specified ground current would then be valid at no load conditions in most applications.

Thermal Information

Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately +165°C, allowing the device to cool. When the junction temperature cools to approximately +145°C the output circuitry is again enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, junction temperature should be limited to +125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection should trigger at least +35°C above the maximum expected ambient condition of your particular application. This configuration produces a worst-case junction temperature of +125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS734xx-Q1 has been designed to protect against overload conditions. It was not intended to replace proper heatsinking. Continuously running the TPS734xx-Q1 into thermal shutdown degrades device reliability.

Power Dissipation

The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the [Dissipation Ratings](#) table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness.

Power dissipation depends on input voltage and load conditions. Power dissipation is equal to the product of the output current times the voltage drop across the output pass element, as shown in [Equation 2](#):

$$P_D = (V_{IN} - V_{OUT}) \cdot I_{OUT} \quad (2)$$

Package Mounting

Solder pad footprint recommendations for the TPS734xx-Q1 are available from the Texas Instruments web site at www.ti.com.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS73401DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OCW	Samples
TPS73401DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OCW	Samples
TPS73401DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CBG	Samples
TPS73401DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CBG	Samples
TPS73418DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CBI	Samples
TPS73418DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CBI	Samples
TPS73430DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CVW	Samples
TPS73430DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CVW	Samples
TPS73433DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OEV	Samples
TPS73433DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	OEV	Samples
TPS73433DRVR	ACTIVE	WSON	DRV	6	3000	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CVX	Samples
TPS73433DRVT	ACTIVE	WSON	DRV	6	250	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	CVX	Samples
TPS73433TDDCRQ1	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	PXTQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

EXAMPLE BOARD LAYOUT


DDC0005A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPLODED METAL SHOWN
SCALE:15X



SOLDERMASK DETAILS

4220752/A 03/2023

NOTES: (continued)


- 4. Publication IPC-7351 may have alternate designs.
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDC0005A

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 THICK STENCIL
SCALE:15X

4220752/A 03/2023

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
7. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW

DRV 6



WSO - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4206925/F



4222173/B 04/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:25X



SOLDER MASK DETAILS

4222173/B 04/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DRV0006A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:30X

4222173/B 04/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4225563/A 12/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRV0006D

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:25X



SOLDER MASK DETAILS

4225563/A 12/2019

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

EXAMPLE STENCIL DESIGN

DRV0006D

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:30X

4225563/A 12/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI“按原样”提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 [TI 的销售条款](#) 或 [ti.com](#) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址：Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Copyright © 2023，德州仪器 (TI) 公司