









TPS783

SBVS133A-FEBRUARY 2010-REVISED NOVEMBER 2014

TPS783xx 500-nA I_Q, 150-mA, Ultralow Quiescent Current Low-Dropout Linear Regulator

1 Features

- Input Voltage Range: 2.2 V to 5.5 V
- Low Quiescent Current (I_Q): 500 nA
- 150-mA, Low-Dropout Regulator
- Low-Dropout at 25°C, 130 mV at 150 mA
- Low-Dropout at 85°C, 175 mV at 150 mA
- 3% Accuracy Over Load, Line, and Temperature
- Stable with a 1.0-µF Ceramic Capacitor
- Thermal Shutdown and Overcurrent Protection
- CMOS Logic Level-Compatible Enable Pin
- DDC (SOT-5) Package

2 Applications

- TI MSP430 Attach Applications
- Wireless Handsets and Smartphones
- MP3 Players
- Battery-Operated Handheld Products

3 Description

Tools &

Software

The TPS783 family of low-dropout regulators (LDOs) offers the benefits of ultralow power and miniaturized packaging.

This LDO family is designed specifically for batterypowered applications where ultralow quiescent current is a critical parameter. The TPS783, with ultralow I_Q (500 nA), is ideal for microprocessors, microcontrollers, and other battery-powered applications.

The absence of pulldown circuitry at the output of the LDO provides the flexibility to use the regulator output capacitor as a temporary backup power supply (for example, during battery replacement).


The ultralow power and miniaturized packaging allow designers to customize power consumption for specific applications. Consult with your local factory representative for exact voltage options and ordering information; minimum order quantities may apply.

The TPS783 family is compatible with the TI MSP430 and other similar products. The enable pin (EN) is compatible with standard CMOS logic. This device allows for minimal board space because of miniaturized packaging and a potentially small output capacitor. The TPS783 family also features thermal shutdown and current limit to protect the device during fault conditions. All packages have a specified operating temperature range of $T_J = -40^{\circ}$ C to 105°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS783xx	SOT (5)	2.90 mm × 1.60 mm

(1) For all available packages, see the package option addendum at the end of the datasheet.



Simplified Schematic




Table of Contents

1	Feat	ures 1	
2	Арр	lications 1	
3	Des	cription1	
4	Rev	ision History 2	
5	Pin	Configuration and Functions 3	
6	Spe	cifications4	
	6.1	Absolute Maximum Ratings 4	
	6.2	Handling Ratings 4	
	6.3	Recommended Operating Conditions 4	
	6.4	Thermal Information 4	
	6.5	Electrical Characteristics 5	
	6.6	Typical Characteristics 6	
7	Deta	ailed Description	
	7.1	Overview	
	7.2	Functional Block Diagram 9	
	7.3	Feature Description	

4 Revision History

Changes from Original (February 2010) to Revision A

•	Changed document format to latest data sheet standards; added Handling Ratings, Thermal Information, Recommended Operating Conditions, Power Supply Recommendations, and Device and Documentation Support	
	sections; moved existing sections	. 1
•	Deleted factory programming feature bullet	. 1
•	Added input voltage range feature bullet	. 1
•	Deleted programmable mode application bullet	. 1
•	Added simplified schematic to front page	. 1
•	Changed Pin Functions table	3
•	Changed operating junction temperature maximum value in Absolute Maximum Ratings table	. 4
•	Deleted Dissipation Ratings table; see Thermal Information table	. 4
•	Changed symbol and parameter names for clarity in <i>Electrical Characteristics</i> table	. 5
•	Added footnote (2) to Electrical Characteristics table	. 5
•	Changed Figure 7 y-axis title and measurement range	. 7
•	Changed Figure 9 V _{EN} labels to match <i>Electrical Characteristics</i> table	. 7
•	Changed Figure 10 y-axis title to match Electrical Characteristics table	. 7
•	Deleted Figure 14 I _{OUT} condition	7
•	Deleted Figure 15 I _{OUT} condition	. 7
•	Changed Functional Block Diagram	
•	Changed Figure 18	10
•	Added reference for Table 1 in Device Functional Modes	10
•	Changed Figure 19	11
•	Changed Table 2 format	14

	7.4	Device Functional Modes 10
8	Арр	lication and Implementation 11
	8.1	Application Information 11
	8.2	Typical Application 11
	8.3	System Examples 13
	8.4	Do's and Don'ts 15
9	Pow	er-Supply Recommendations15
10	Lay	out 15
	10.1	Layout Guidelines 15
	10.2	Layout Example 16
11	Dev	ice and Documentation Support 17
	11.1	Device Support 17
	11.2	Trademarks 17
	11.3	Electrostatic Discharge Caution 17
	11.4	Glossary 17
12	Mec	hanical, Packaging, and Orderable
	Info	rmation 17

www.ti.com


STRUMENTS

EXAS

Page



5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION		
NAME	NO.	1/0	DESCRIPTION		
EN 3 I Enable pin. Drive this pin over 1.2 V to turn on the regulator. Drive this pin below the regulator into shutdown mode, reducing operating current to 18 nA, typical.		Enable pin. Drive this pin over 1.2 V to turn on the regulator. Drive this pin below 0.4 V to put the regulator into shutdown mode, reducing operating current to 18 nA, typical.			
GND	2, 4	—	— Ground pin. Tie all ground pins to ground for proper operation.		
IN	1	I	Input pin. For stable operation, place a small, $0.1-\mu$ F capacitor from this pin to ground; typical input capacitor = $1.0 \ \mu$ F. Tie back both input and output capacitor grounds to the IC ground, with no significant impedance between them.		
OUT	T5ORegulated output voltage pin. Connect a small (1-μF or greater) ceramic capac pin to ground for stable operation. See the Input and Output Capacitor Require Application and Implementation section for more details.		Regulated output voltage pin. Connect a small (1-µF or greater) ceramic capacitor from this pin to ground for stable operation. See the <i>Input and Output Capacitor Requirements</i> in the <i>Application and Implementation</i> section for more details.		

6 Specifications

6.1 Absolute Maximum Ratings

At $T_J = -40^{\circ}$ C to 105°C (unless otherwise noted). All voltages are with respect to GND.⁽¹⁾

		MIN	MAX	UNIT
	V _{IN}	-0.3	6.0	V
Voltage	EN pin	-0.3	V _{IN} + 0.3	V
	V _{OUT}	-0.3	V _{IN} + 0.3	V
Current	I _{OUT}	Internally limited		А
Current	Output short-circuit duration	Indefinite		
Temperature	Operating junction, T _J	-40	160	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperatu	re range	-55	150	°C
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	-2000	2000	V
V _(ESD)	discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	-500	500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage	2.2		5.5	V
V _{OUT}	Output voltage	1.8		4.2	V
V _{EN}	Enable voltage	0		V _{IN}	V
I _{OUT}	Output current	0		150	mA
TJ	Junction temperature	-40		105	°C

6.4 Thermal Information

		TPS783xx	
	THERMAL METRIC ⁽¹⁾	DDC (SOT)	UNIT
		5 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	193.0	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	40.0	
$R_{\theta JB}$	Junction-to-board thermal resistance	34.3	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	0.9	C/VV
Ψ_{JB}	Junction-to-board characterization parameter	34.1	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

At $T_J = -40^{\circ}$ C to 105°C, $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2.2 V, whichever is greater; $I_{OUT} = 100 \ \mu$ A, $V_{EN} = V_{IN}$, $C_{OUT} = 1.0 \ \mu$ F, and fixed V_{OUT} test conditions (unless otherwise noted). Typical values at $T_J = 25^{\circ}$ C.

	PARAMETER			NDITIONS	MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range				2.2		5.5	V
		Nominal	$T_J = 25^{\circ}C$		-2%		2%	
V _{OUT}	DC output accuracy	Over V _{IN} , I _{OUT} , temperature	V_{OUT} + 0.5 V \leq V _{IN} \leq 100 µA \leq I _{OUT} \leq 150		-3.0%	±2.0%	3.0%	
$\Delta V_{O(\Delta VI)}$	Line regulation		V _{OUT(nom)} + 0.5 V ≤ V	/ _{IN} ≤ 5.5 V		±1.0%		
$\Delta V_{O(\Delta IO)}$	Load regulation		100 µA ≤ I _{OUT} ≤ 150	mA		±1.0%		
V _{DO}	Dropout voltage ⁽¹⁾		$V_{IN} = 95\% V_{OUT(nom)},$, I _{OUT} = 150 mA		130	250	mV
I _{LIM}	Output current limit		$V_{OUT} = 0.90 \times V_{OUT(r)}$	nom)	150	230	400	mA
			I _{OUT} = 0 mA	,		420	800	nA
I _{GND}	GND pin current		$I_{OUT} = 150 \text{ mA}$			8		μA
I _{EN}	EN pin current		V _{IN} = V _{EN} = 5.5 V			0.07	40	nA
I _{SHDN(GND)}	Shutdown current at	GND pin	$V_{EN} \le 0.4 \text{ V}, V_{IN(min)} \le V_{IN} < 5.5 \text{ V}^{(2)}$			18	150	nA
I _{SHDN(OUT)}	Shutdown current at OUT pin (leakage) ⁽³⁾		V_{IN} = open, V_{EN} = 0.4 V, V_{OUT} = $V_{OUT(nom)}$			137	500	nA
V _{EN(HI)}	Enable high-level vol	tage	V _{IN} = 5.5 V		1.2		V _{IN}	V
V _{EN(LO)}	Enable low-level volta	age	V _{IN} = 5.5 V	V _{IN} = 5.5 V			0.4	V
, ,			V _{IN} = 4.3 V,	f = 10 Hz		40		dB
PSRR	Power-supply rejection	on ratio	$V_{OUT} = 3.0 V,$ $I_{OUT} = 150 mA$	f = 100 Hz	20			dB
				f = 1 kHz		15		dB
V _n	Output noise voltage		BW = 100 Hz to 100 V _{OUT} = 1.2 V, I _{OUT} =			86		μV_{RMS}
t _{STR}	Startup time ⁽⁴⁾		$C_{OUT} = 1.0 \ \mu\text{F}, \ V_{OUT} = 10\% \ V_{OUT(nom)}$ to $V_{OUT} = 90\% \ V_{OUT(nom)}$			500		μs
т	Thormal abutdown to	moratura	Shutdown, temperatu	ure increasing		160		°C
T _{sd}	Thermal shutdown te	mperature	Reset, temperature d	lecreasing		140		°C
TJ	Operating junction ter	mperature			-40		125	°C


ÈXAS **STRUMENTS**

TPS783 SBVS133A - FEBRUARY 2010-REVISED NOVEMBER 2014

www.ti.com

6.6 Typical Characteristics


At $T_J = -40^{\circ}$ C to 105°C, $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2.2 V, whichever is greater; $I_{OUT} = 100 \ \mu$ A, $V_{EN} = V_{IN}$, $C_{OUT} = 1 \ \mu$ F, and $C_{IN} = 1 \ \mu F$ (unless otherwise noted).






Typical Characteristics (continued)

At $T_J = -40^{\circ}$ C to 105°C, $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2.2 V, whichever is greater; $I_{OUT} = 100 \ \mu$ A, $V_{EN} = V_{IN}$, $C_{OUT} = 1 \ \mu$ F, and $C_{IN} = 1 \ \mu$ F (unless otherwise noted).



Typical Characteristics (continued)

At $T_J = -40^{\circ}$ C to 105°C, $V_{IN} = V_{OUT(nom)} + 0.5$ V or 2.2 V, whichever is greater; $I_{OUT} = 100 \ \mu$ A, $V_{EN} = V_{IN}$, $C_{OUT} = 1 \ \mu$ F, and $C_{IN} = 1 \ \mu$ F (unless otherwise noted).






7 Detailed Description

7.1 Overview

The TPS783 family of low-dropout regulators (LDOs) designed specifically for battery-powered applications where ultralow quiescent current is a critical parameter. The absence of pulldown circuitry at the output of the LDO provides the flexibility to use the regulator output capacitor as a temporary backup power supply for a short period of time (for example, during battery replacement). The TPS783 family is compatible with the TI MSP430 and other similar products. The enable pin (EN) is compatible with standard CMOS logic. This LDO family is stable with any output capacitor greater than 1.0 μ F.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Internal Current Limit

The TPS783 is internally current-limited to protect the regulator during fault conditions. During current limit, the output sources a fixed amount of current that is largely independent of output voltage. For reliable operation, do not operate the device in a current-limit state for extended periods of time.

The PMOS pass element in the TPS783 family has a built-in body diode that conducts current when the voltage at OUT exceeds the voltage at IN. This current is not limited, so if extended reverse voltage operation is anticipated, external limiting up to the maximum rated current for the device may be required.



Feature Description (continued)

7.3.2 Shutdown

The enable pin (EN) is active high and is compatible with standard and low-voltage CMOS levels. When shutdown capability is not required, connect EN to the IN pin, as shown in Figure 18.




Figure 18. Circuit Showing EN Tied High When Shutdown Capability is Not Required

7.4 Device Functional Modes

Table 1 provides a quick comparison between the normal, dropout, and disabled modes of operation.

	PARAMETER					
OPERATING MODE	V _{IN}	EN	Ι _{ουτ}	TJ		
Normal	$V_{IN} > V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{LIM}	T _J < 160°C		
Dropout	$V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{LIM}	T _J < 160°C		
Disabled	—	$V_{EN} < V_{EN(LO)}$	—	T _J > 160°C		

 Table 1. Device Functional Mode Comparison

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO}).
- The enable voltage has previously exceeded the enable rising threshold voltage (V_{EN} > V_{EN(HI)}) and not yet decreased below the enable falling threshold.
- The output current is less than the current limit ($I_{OUT} < I_{LIM}$).
- The device junction temperature is less than the thermal shutdown temperature ($T_J < 160^{\circ}$ C).

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output-voltage deviations.

7.4.3 Disabled

The device is disabled under the following conditions:

- The enable voltage is less than the enable falling threshold voltage (V_{EN} < V_{EN(LO)}) or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature ($T_J > 160^{\circ}C$).



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS783 family of LDOs is factory-programmable to have a fixed output. Note that during startup or steadystate conditions, do not allow the EN pin voltage to exceed V_{IN} + 0.3 V.

8.2 Typical Application




Figure 19. Providing a Low-Power Standby Rail

8.2.1 Design Requirements

8.2.1.1 Input and Output Capacitor Requirements

A 0.1- μ F input capacitor is necessary for stable operation. Good analog design practice is to connect a 0.1- μ F to 1.0- μ F, low equivalent series resistance (ESR) capacitor across the input supply near the regulator. This capacitor counteracts reactive input sources and improves transient response, noise rejection, and ripple rejection. A higher-value capacitor may be necessary if large, fast rise-time load transients are anticipated, or if the device is not located near the power source.

The TPS783 family is designed to be stable with standard ceramic capacitors with values of 1.0 μ F or larger at the output. X5R- and X7R-type capacitors are best because they have minimal variation in value and ESR over temperature. Maximum ESR must be less than 1.0 Ω . With tolerance and dc bias effects, the minimum capacitance for stable operation is 1 μ F.



Typical Application (continued)

8.2.1.2 Dropout Voltage

The TPS783 family uses a PMOS pass transistor to achieve low dropout. When $(V_{IN} - V_{OUT})$ is less than the dropout voltage (V_{DO}) , the PMOS pass device is the linear region of operation and the input-to-output resistance is the $R_{DS(ON)}$ of the PMOS pass element. V_{DO} approximately scales with output current because the PMOS device behaves like a resistor in dropout. As with any linear regulator, PSRR and transient response are degraded as $(V_{IN} - V_{OUT})$ approaches dropout. This effect is shown in the *Typical Characteristics* section. Refer to application report SLVA207, *Understanding LDO Dropout*, available for download from www.ti.com.

8.2.1.3 Transient Response

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude but increases duration of the transient response. For more information, see Figure 17.

8.2.1.4 Minimum Load


The TPS783 family is stable with no output load. Traditional PMOS LDO regulators suffer from lower loop gain at very light output loads. The TPS783 employs an innovative, low-current circuit under very light or no-load conditions, resulting in improved output voltage regulation performance down to zero output current. See Figure 17 for the load transient response.

8.2.2 Detailed Design Procedure

Select the desired device based on the output voltage.

Provide an input supply with adequate headroom to account for dropout and output current to account for the GND pin current, and power the load. Select input and output capacitors based on application needs.

8.2.3 Application Curves





8.3 System Examples

The TPS783 family is designed to be compatible with low-power microprocessors and microcontrollers such as the TI MSP430. In particular, the ultralow quiescent current allows for the TPS783 family to be used in battery-powered applications.

When the system is active, a voltage supervisor enables the regulator and puts the MSP430 into active mode when there is a battery installed and its voltage is above a certain threshold, as shown in Figure 22. The dashed red line indicates the ground current.




Figure 22. MSP430 Application in Active Mode

When the battery is depleted, the voltage supervisor signals to replace the system battery. After the battery is removed, the voltage supervisor disables the regulator and signals the MSP430 to go into low-power mode. At this moment, the output capacitor functions as a power supply for the MSP430 during the absence of the battery while it is being replaced, as Figure 23 illustrates. The dashed red line indicates the ground current.




Figure 23. MSP430 Application While Battery is Replaced

Equation 1 shows how to find the required value of the output capacitor (C_{OUT}) to provide an appropriate voltage level to the MSP430 for a given amount of time. This time varies from a few seconds to a few minutes, depending on several factors.

$$C_{\text{OUT}} = \frac{I_{\text{MAX}}}{\left[\frac{V_{\text{OUT}(\text{Nom})} - V_{\text{MIN}}}{I_{\text{LKG}} + I_{\text{LP}}}\right]}$$

where

- t_{MAX} = maximum time to replace depleted battery
- V_{OUT(nom)} = nominal regulator output equal to initial voltage of capacitor when regulator is disabled
- V_{MIN} = minimum voltage required by MSP430
- I_(LKG) = leakage current into regulator output
- I_(LP) = current demand from MSP430 in low-power mode


TEXAS INSTRUMENTS

www.ti.com

System Examples (continued)

8.3.1 Extending Battery Life in *Keep-Alive* Circuitry Applications for MSP430 and Other Low-Power Microcontrollers

One of the primary advantages of a low quiescent current LDO is the extremely low energy requirement. Counter-intuitively, this requirement enables a longer battery life compared to using only the battery as an unregulated voltage supply for low-power microcontrollers, such as the MSP430. Figure 24 illustrates the characteristic performance of an unregulated, 3.0-V battery supply versus a regulated TPS783 supply for a typical MSP430 application. Table 2 summarizes this comparison.



Calculated with an MSP430F model, operating at 6 MHz.

Figure 24. Battery Life Comparison vs Duty Cycle for MSP430 Application

ACTIVE DUTY CYCLE	TPS783xx (NO. OF DAYS)	BATTERY ONLY (NO. OF DAYS)	1-μA LDO (NO. OF DAYS)
Active mode, 1 sec/hour (0.028% duty cycle)	5742	6286	4373
Active mode, 10 sec/hour (0.28% duty cycle)	1320	998	1085
Active mode, 100 sec/hour (2.8% duty cycle)	151	106	148
Active mode, 1000 sec/hour (28% duty cycle)	15.4	10.7	15.4
Active mode, on all the time (100% duty cycle)	4.2	3.0	4.2
	CONDITIONS		
Efficiency with $V_{BAT} = 3.0 \text{ V}$ and $V_{CC} = 2.2 \text{ V} (V_{OUT}/V_{IN})$	73%	100%	73%
LDO quiescent current (I _Q)	0.5 µA	0	1 µA
MSP430 active current	2.19 mA	3.09 mA	2.19 mA
MSP430 low-power current	0.5 µA	0.6 µA	0.5 µA

Table 2. Battery Life Comparison vs Active Mode Time for MSP430 Application

8.3.2 Supercapacitor-Based Backup Power

The very-low leakage current at the LDO output provides a system with the flexibility to use the device output capacitor, or supercapacitor, as a temporary backup power supply. The leakage current going into the regulator output from the output capacitor when the LDO is disabled is typically 170 nA; see Figure 10.



TPS783

www.ti.com

8.4 Do's and Don'ts

Do place at least one 1-µF ceramic capacitor as close as possible to the OUT pin of the regulator.

Do not place the output capacitor more than 10 mm away from the regulator.

Do connect a 0.1-µF to 1.0-µF low equivalent series resistance (ESR) capacitor across the IN pin and GND of the regulator.

Do not exceed the absolute maximum ratings.

9 Power-Supply Recommendations

For best performance, connect a low-output impedance power supply directly to the IN pin of the TPS783. Inductive impedances between the input supply and the IN pin create significant voltage excursions at the IN pin during startup or load transient events. If inductive impedances are unavoidable, use an input capacitor.

10 Layout

10.1 Layout Guidelines

10.1.1 Board Layout Recommendations to Improve PSRR and Noise Performance

To improve ac performance (such as PSRR, output noise, and transient response), design the printed circuit board (PCB) with separate ground planes for VIN and VOUT, with each ground plane connected only at the GND pin of the device. In addition, the output capacitor must be as close as possible to the ground pin of the device to provide a common reference for regulation purposes. High ESR capacitors may degrade PSRR.

10.1.2 Package Mounting

Solder pad footprint recommendations for the TPS783 series are available from the Texas Instruments website at www.ti.com through the TPS783 family product folders.

10.1.3 Thermal Information

10.1.3.1 Thermal Protection

Thermal protection disables the device output when the junction temperature rises to approximately 160°C, allowing the device to cool. After the junction temperature cools to approximately 140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit may cycle on and off again. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Any tendency to activate the thermal protection circuit indicates excessive power dissipation or an inadequate heatsink. For reliable operation, limit junction temperature to 105°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The internal protection circuitry of the TPS783 family is designed to protect against overload conditions. However, this circuitry is not intended to replace proper heatsinking. Continuously running the TPS783 series into thermal shutdown degrades device reliability.

Layout Guidelines (continued)

10.1.3.2 Power Dissipation


The ability to remove heat from the die is different for each package type, presenting different considerations in the PCB layout. The PCB area around the device that is free of other components moves the heat from the device to the ambient air. Performance data for JEDEC low- and high-K boards are given in the *Thermal Information* table. Using heavier copper increases the effectiveness in removing heat from the device. The addition of plated through-holes to heat-dissipating layers also improves the heatsink effectiveness. Power dissipation depends on input voltage and load conditions. Power dissipation (P_D) is equal to the product of the output current times the voltage drop across the output pass element (V_{IN} to V_{OUT}), as shown in Equation 2:

V_{IN}


CIN

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$

10.2 Layout Example



Represents via used for application-specific connections



V_{OUT}

COUT

GND PLANE

www.ti.com

(2)



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS783. The TPS782xxEVM evaluation modules (and related user guide) can be requested at the Texas Instruments website through the product folders or purchased directly from the TI eStore.

11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS783 is available through the product folders under *Simulation Models*.

11.1.2 Device Nomenclature

Table 3. Device Nomenclature⁽¹⁾

PRODUCT	V _{out}
TPS783 xx<i>yyyz</i>	XX is the nominal output voltageYYY is the package designator.Z is the tape and reel quantity (R = 3000, T = 250).

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

11.2 Trademarks

All trademarks are the property of their respective owners.

11.3 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
	(-)				•	(_)	(6)	(-)		()	
TPS78318DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	SIO	Samples
TPS78318DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	SIO	Samples
TPS78319DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	SIP	Samples
TPS78319DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	SIP	Samples
TPS78326DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	SIB	Samples
TPS78326DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	SIB	Samples
TPS78330DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	DAZ	Samples
TPS78330DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	DAZ	Samples
TPS78342DDCR	ACTIVE	SOT-23-THIN	DDC	5	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	SIQ	Samples
TPS78342DDCT	ACTIVE	SOT-23-THIN	DDC	5	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	SIQ	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS78318DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78318DDCT	SOT- 23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78319DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78319DDCT	SOT- 23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78326DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78326DDCT	SOT- 23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78330DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78330DDCT	SOT- 23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78342DDCR	SOT- 23-THIN	DDC	5	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78342DDCT	SOT- 23-THIN	DDC	5	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

Texas Instruments

PACKAGE MATERIALS INFORMATION

5-Jan-2021



*All dimensions are nominal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS78318DDCR	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TPS78318DDCT	SOT-23-THIN	DDC	5	250	213.0	191.0	35.0
TPS78319DDCR	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TPS78319DDCT	SOT-23-THIN	DDC	5	250	213.0	191.0	35.0
TPS78326DDCR	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TPS78326DDCT	SOT-23-THIN	DDC	5	250	213.0	191.0	35.0
TPS78330DDCR	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TPS78330DDCT	SOT-23-THIN	DDC	5	250	213.0	191.0	35.0
TPS78342DDCR	SOT-23-THIN	DDC	5	3000	213.0	191.0	35.0
TPS78342DDCT	SOT-23-THIN	DDC	5	250	213.0	191.0	35.0


DDC0005A



PACKAGE OUTLINE

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
 Reference JEDEC MO-193.

- 4. Support pin may differ or may not be present.




DDC0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DDC0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)



^{6.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations. 7. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated