











TPS7A7002

ZHCSBT7D -MAY 2013-REVISED APRIL 2017

TPS7A7002 具有使能端的极低输入、极低压降 3A 稳压器

1 特性

- 输入电压低至 1.425V
- 2A 时,最大压降 380mV
- 3A 时,最大压降 600mV
- 从 0.5V 开始的可调输出
- 保护: 电流限制和热关断
- 启用引脚
- 关断模式下的接地电流为 1µA
- 完整工业温度范围
- 采用小外型尺寸集成电路 (SOIC)-8, 完全 RoHS 标准兼容封装

2 应用

- 电信和网卡
- 主板和外设卡
- 工业应用
- 无线基础设施
- 机顶盒
- 医疗设备
- 笔记本电脑
- 电池供电系统

3 说明

TPS7A7002 是一款高性能、正电压、低压降 (LDO) 稳压器,针对 要求 在高达 3A 的电流下拥有超低输入电压和超低压降的应用而设计。该器件支持低至 1.425V 的单输入电压,输出电压最低可通过编程设置 为 0.5V。输出电压可使用外部分压器进行设置。

TPS7A7002 具有 超低压降,非常 适用于 V_{OUT} 与 V_{IN} 极为接近的应用。此外, TPS7A7002 还有使能引脚以 便在关断模式下进一步减少功率耗散。 TPS7A7002 在 线路、负载和温度变化时提供出色的稳压功能。

TPS7A7002 提供 8 引脚小型 PowerPAD™封装选项。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS7A7002	SO PowerPAD (8)	3.90mm x 4.89mm

(1) 要了解所有可用封装,请参见数据表末尾的封装选项附录。

Input Voltage IN OUT CIN Enable NC TPS7A7002 Output Voltage NC R1 COUT R2 R2

 $V_{OUT} = 0.5 \times \left(1 + \frac{R_1}{R_2}\right)$

典型应用

压降与输出电流间的关系 $(V_{OUT} = 3.3V)$ 400 -40°C 350 25°C 125°C 300 Dropout Voltage (mV) 250 200 150 100 50 500m 1.5 2 Output Current (A) G003

A

Page



\neg	\Rightarrow
-	ملب
-	w

1	特性 1	8 Application and Implementation	9
2	应用 1	8.1 Application Information	9
3	说明 1	8.2 Typical Application	
4	修订历史记录 2	9 Power Supply Recommendations	. 11
5	Pin Configuration and Functions	10 Layout	
6	Specifications4	10.1 Layout Guidelines	11
•	6.1 Absolute Maximum Ratings	10.2 Layout Example	12
	6.2 ESD Ratings	10.3 Thermal Consideration	12
	6.3 Recommended Operating Conditions	10.4 Power Dissipation	12
	6.4 Thermal Information	11 器件和文档支持	. 13
	6.5 Electrical Characteristics	11.1 器件支持	. 13
	6.6 Typical Characteristics	11.2 文档支持	. 13
7	Detailed Description 7	11.3 接收文档更新通知	13
-	7.1 Overview	11.4 社区资源	13
	7.2 Functional Block Diagram	11.5 商标	13
	7.3 Feature Description	11.6 静电放电警告	. 13
	7.4 Device Functional Modes	11.7 Glossary	. 13
	•	12 机械、封装和可订购信息	. 13

4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision C (July 2015) to Revision D

Changed OUT pin description text from "TI recommends using at least a 4.7-μF ceramic capacitor, and up to 10 μF Added rows for enable pin voltage, input capacitor, output capacitor, and feedforward capacitance to Recommended Operating Conditions table 4 Changes from Revision B (November 2013) to Revision C **Page** 已添加 ESD 额定值表,特性 描述部分,器件功能模式,应用和实施部分,电源相关建议部分,布局部分,器件和文 Changes from Revision A (September 2013) to Revision B **Page** Changes from Original (May 2013) to Revision A **Page**



5 Pin Configuration and Functions



Pin Functions

P	PIN		DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
EN	2	I	Enable input. Pulling this pin to less than 0.5 V turns the regulator off. Connect to V_{IN} if not being used.	
FB	7	I	This pin is the output voltage feedback input through voltage dividers. See Table 2 for more details.	
GND	8	_	Ground pin	
IN	3	I	Input pin. Although it is not required for stability, TI recommends connecting a 1- μ F to 10- μ F capacitor with low equivalent series resistance (ESR) across this pin and GND.	
NC	1, 4, 5	_	Not internally connected. The NC pins are not connected to any electrical node. TI recommends connecting the NC pins to large-area planes.	
OUT	6	0	Regulated output pin. A 4.7-μF or larger capacitor of any type is required for stability.	
PowerPAD	_	_	TI strongly recommends connecting the thermal pad to a large-area ground plane. If an electrically floating, dedicated thermal plane is available, the thermal pad can also be connected to it.	



6 Specifications

6.1 Absolute Maximum Ratings

over junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
Valtage	IN	-0.3	7	\/	
Voltage	EN, FB, OUT	-0.3	$V_{IN} + 0.3^{(2)}$	V	
Current	OUT	Interna	ally limited	Α	
T	Operating virtual junction, T _J	-55	150	°C	
Temperature	Storage temperature, T _{stg}	-55	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The absolute maximum rating is $V_{\rm IN}$ + 0.3 V or 7 V, whichever is smaller.

6.2 ESD Ratings

			VALUE	UNIT
.,	Floatroctotic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V _{IN}	Input voltage	1.425		6.5	V
V_{EN}	Enable pin voltage	0		V_{IN}	V
C _{IN}	Input capacitor	1		10	μF
C _{OUT}	Output capacitor ⁽¹⁾⁽²⁾	4.7	10	200	μF
C _{FB}	Feedforward capacitance	0		100	nF
I _{OUT}	Output current	0		3	Α
TJ	Junction temperature	-40		125	°C

⁽¹⁾ See Figure 1 and Figure 2 for additional output capacitor ESR requirements.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		DDA (SO PowerPAD)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	46.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	54.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	29.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	10.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	29.8	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	6.8	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

²⁾ For output capacitors larger than 47 μF, a feedforward capacitor of at least 220 pF must be used.



6.5 Electrical Characteristics

Over the full operating temperature range (see *Recommended Operating Conditions*), $V_{EN} = 1.1 \text{ V}$, $V_{FB} = V_{OUT}^{(1)}$, $1.425 \text{ V} \le V_{IN} \le 6.5 \text{ V}$, $10 \text{ } \mu\text{A} \le I_{OUT} \le 3 \text{ A}$, $C_{OUT} = 10 \text{ } \mu\text{F}$ (unless otherwise noted). Typical values are at $T_J = 25^{\circ}\text{C}$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT VOL	TAGE					
I _{GND}	GND pin current	V_{IN} = 3.3 V, 50- Ω load resistor between OUT and GND			3	mA
	Shutdown GND pin current	V _{IN} = 6.5 V, V _{EN} = 0 V			5	μA
OUTPUT V	OLTAGE	•	•			
		$V_{IN} = V_{OUT} + 0.5 V^{(4)}, I_{OUT} = 10 \text{ mA}$	-2%		2%	
V_{OUT}	Output voltage accuracy (2)(3)	$V_{IN} = 1.8 \text{ V}, I_{OUT} = 0.8 \text{ A}, 0^{\circ}\text{C} \le T_{J} = T_{A} \le 85^{\circ}\text{C}$	-2%		2%	
		I _{OUT} = 10 mA	-3%		3%	
$\Delta V_{O(\Delta VI)}$	Line regulation	I _{OUT} = 10 mA		0.2	0.4	%/V
$\Delta V_{O(\Delta IO)}$	Load regulation ⁽³⁾	10 mA ≤ I _{OUT} ≤ 3 A		0.25	0.75	%/A
V _{DO}		I _{OUT} = 1 A, 0.5 V ≤ V _{OUT} ≤ 5 V			200	
	Dropout voltage (5)	I _{OUT} = 2 A, 0.5 V ≤ V _{OUT} ≤ 5 V			380	mV
		$I_{OUT} = 3 \text{ A, } 0.5 \text{ V} \le V_{OUT} \le 4.8 \text{ V}$			600	
I _{CL}	Output current limit	$V_{IN} = 1.425 \text{ V}, V_{OUT} = 0.9 \times V_{OUT(NOM)}$	3.36			А
FEEDBACI	K					
V_{REF}	Reference voltage accuracy	V _{IN} = 3.3 V, I _{OUT} = 10 mA	0.49	0.5	0.51	V
I _{FB}	FB pin current	V _{FB} = 0.5 V			1	μA
ENABLE						
I _{EN}	EN pin current	V _{EN} = 0 V, V _{IN} = 3.3 V			0.2	μΑ
V _{EN(LO)}	EN pin input low (disable)	V _{IN} = 3.3 V	0		0.5	V
V _{EN(HI)}	EN pin input high (enable)	V _{IN} = 3.3 V	1.1		V _{IN}	V
TEMPERA	TURE					
T	The word ob states in terms exeture	Shutdown, temperature increasing		160		°C
T _{SD}	Thermal shutdown temperature	Reset, temperature decreasing		140		°C

⁽¹⁾ When setting V_{OUT} to a value other than 0.5 V, connect R_2 to the FB pin using 27-k $\Omega \le R_2 \le 33$ -k Ω resistors. See Figure 7 for details of

R₁ and R₂.
 Accuracy does not include error on feedback resistors R₁ and R₂.
 TPS7A7002 is not tested at V_{OUT} = 0.5 V, 2.3 V ≤ V_{IN} ≤ 6.5 V, and 500 mA ≤ I_{OUT} ≤ 3 A because the power dissipation is higher than the maximum rating of the package. Also, this accuracy specification does not apply to any application condition that exceeds the power dissipation limit of the package. dissipation limit of the package.


(4) $V_{IN} = V_{OUT} + 0.5 \text{ V}$ or 1.425 V, whichever is greater.

(5) $V_{DO} = V_{IN} - V_{OUT}$ with $V_{FB} = \text{GND}$ configuration.



6.6 Typical Characteristics

for all fixed voltage versions and an adjustable version at $T_J = 25$ °C, $V_{EN} = V_{IN}$, $C_{IN} = 10 \ \mu F$, $C_{OUT} = 10 \ \mu F$, and using the component values in Table 2 (unless otherwise noted)





7 Detailed Description

7.1 Overview

The TPS7A7002 offers a high current supply with very-low dropout voltage. The TPS7A7002 is designed to minimize the required component count for a simple, small-size, and low-cost solution.

7.2 Functional Block Diagram




Figure 7. Adjustable Output Voltage Version

7.3 Feature Description

7.3.1 Internal Current Limit

The TPS7A7002 internal current limit helps protect the regulator during fault conditions. During a current limit condition, the output sources a fixed amount of current largely independent of output voltage. For reliable operation, do not operate the device in a current limit state for an extended period of time.

Powering on the device with the enable pin, or increasing the input voltage above the minimum operating voltage while a low-impedance short exists on the output of the device, may result in a sequence of high-current pulses from the input to the output of the device. The energy consumed by the device is minimal during these events; therefore, there is no failure risk. Additional input capacitance helps to mitigate the load transient requirement of the upstream supply during these events.

7.3.2 Enable (EN)

The enable pin (EN) is an active-high logic input. When it is logic low, the device turns off, and the consumption current is less than 1 μ A. When it is logic high, the device turns on. The EN pin must be connected to a logic high or logic low level.

When the enable function is not required, connect EN to IN.



7.4 Device Functional Modes

Table 1 provides a quick comparison between the normal, dropout, and disabled modes of operation.

Table 1. Device Functional Mode Comparison

ODEDATING MODE	PARAMETER				
OPERATING MODE	V _{IN}	EN	I _{OUT}	T _J	
Normal	$V_{IN} > V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{CL}	$T_J < T_{SD}$	
Dropout	$V_{IN} < V_{OUT(nom)} + V_{DO}$	$V_{EN} > V_{EN(HI)}$	I _{OUT} < I _{CL}	$T_J < T_{SD}$	
Disabled	_	V _{EN} < V _{EN(LO)}	_	T _J > T _{SD}	

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO}).
- The enable voltage has previously exceeded the enable rising threshold voltage and not yet decreased below the enable falling threshold.
- The output current is less than the current limit (I_{OUT} < I_{CL}).
- The device junction temperature is less than the thermal shutdown temperature (T_J < T_{SD}).

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output-voltage deviations.



8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS7A7002 offers a high current supply with very-low dropout voltage, and it is designed to minimize the required component count for a simple, small-size, and low-cost solution. This section discusses the implementation of the TPS7A7002 LDO.

8.1.1 Input Capacitor (IN)

An input capacitor is not required for stability; however, TI recommends connecting a 1-µF to 10-µF low equivalent series resistance (ESR) capacitor across IN and GND as close as possible to the device.

8.1.2 Output Capacitor (OUT)

The TPS7A7002 is stable with standard ceramic capacitors with capacitance values from 4.7 μ F to 47 μ F without a feedforward capacitor. For output capacitors from 47 μ F to 200 μ F, a feedforward capacitor of at least 220 pF must be used. The TPS7A7002 is evaluated using an X5R-type, 10- μ F ceramic capacitor. X5R- and X7R-type capacitors are recommended because of minimal variation in value and ESR over temperature. Maximum ESR must be less than 1 Ω .

As with any regulator, increasing the size of the output capacitor reduces overshoot and undershoot magnitude, but increases duration of the transient response.

8.1.3 Feedback Resistors (FB)

The voltage on the FB pin sets the output voltage and is determined by the values of R1 and R2. Use Equation 1 to calculate the values of R_1 and R_2 for any voltage.

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_1}{R_2}\right) \tag{1}$$

Table 2 shows the recommended resistor values for the best performance of the TPS7A7002. If the values in Table 2 are not used, keep the value of R_2 from 27 k Ω to 33 k Ω . In Table 2, E96 series resistors are used. For the actual design, pay attention to any resistor error factors.

Table 2. Sample Resistor Values for Common Output Voltages

V _{OUT}	R_1 (k Ω)	$R_2 \; (k\Omega)$
1	30.1	30.1
1.2	42.2	30.1
1.5	60.4	30.1
1.8	78.7	30.1
2.5	121	30.1
3	150	30.1
3.3	169	30.1
5	274	30.1



8.2 Typical Application

This section describes the implementation of the TPS7A7002, using the feedback pin to configure the output voltage and regulate a 2-A load at 1.4 V using a 1.6-V input voltage, operating in a temperature range of 25°C to 85°C. Figure 8 shows the schematic for this typical application circuit.




Figure 8. Typical Application Schematic

8.2.1 Design Requirements

For this design example, use the parameters listed in Table 3 as the input parameters.

Table 3. Design Parameters

PARAMETER	DESIGN REQUIREMENT
Input voltage	1.6 V ±3%
Output voltage	1.4 V ±3%
Maximum output current	2 A
Ambient temperature	25°C ≤ T _A ≤ 75°C

8.2.2 Detailed Design Procedure

At I_{OUT} = 2 A, the TPS7A7002 has a maximum dropout of less than 150 mV over temperature, as seen in Figure 9; thus, a 200-mV headroom is sufficient for operation over both input and output voltage accuracy.

To achieve 1.2 V on the output, choose the correct feedback resistors. The *Feedback Resistors (FB)* section suggests keeping the value of R_2 in the range of 27 k Ω to 33 k Ω , so select R_2 to be 30.1 k Ω , a standard resistor in the E96 series. Using Equation 1 to achieve a 1.4-V output, determine the size for R_1 using Equation 2.

$$R_1 = ((2 \times V_{OUT}) - 1) \times R_2$$
 (2)


Given that R_2 = 30.1 k Ω and V_{OUT} = 1.4 V, R_1 = 54.2 k Ω . The closest resistor in the E96 series is 53.6 k Ω , giving an output voltage within the output design requirements.

With a headroom voltage of 200 mV and a 2-A maximum load, the internal power dissipation is 400 mW, and corresponds to a 18.56°C junction temperature rise for the DDA package.

With a 75°C maximum ambient temperature as per design constraints, the junction temperature is at 93.56°C, and satisfies the recommended operating junction temperature range.



8.2.3 Application Curve



 $V_{OUT} = 1.4 \text{ V}$

Figure 9. Dropout Voltage vs Output Current

9 Power Supply Recommendations

These devices are designed to operate from an input voltage supply range from 1.425 V to 6.5 V. The input voltage range provides adequate headroom for the device to have a regulated output. This input supply is well regulated and stable. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

10 Layout

10.1 Layout Guidelines

For best performance, place all circuit components on the same side of the circuit board, and place the external components as close to the device as practically possible. The use of vias and long traces is strongly discouraged because of parasitics that might affect performance; follow these guidelines to minimize parasitics. Also, embed a ground reference plane to maintain accuracy of the output voltage and shield noise. Make sure that this plane is connected to the PowerPAD in order to help spread (or sink) heat from the device; be aware that NC pins might be connected to this plane. The recommended layout is shown in Figure 10.



10.2 Layout Example




Figure 10. Layout Recommendation

10.3 Thermal Consideration

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is re-enabled.

The internal protection circuitry of the TPS7A7002 is designed to protect against overload conditions. The protection circuitry is not intended to replace proper heat sinking. Continuously running the TPS7A7002 into thermal shutdown degrades device reliability.

10.4 Power Dissipation

Power dissipation (P_D) of the device depends on the input voltage and load conditions, and is calculated using Equation 3.

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(3)

In order to minimize power dissipation and achieve greater efficiency, use the lowest possible input voltage necessary to achieve the required output voltage regulation

On the SOIC (DDA) package, the primary conduction path for heat is through the exposed pad to the PCB. The pad can either be connected to ground or left floating; however, attach the pad to an appropriate amount of copper PCB area to prevent the device from overheating. The maximum junction-to-ambient thermal resistance depends on the maximum ambient temperature, maximum device junction temperature, and power dissipation of the device, and is calculated using Equation 4:

$$R_{\theta JA} = \left(\frac{+125^{\circ}C - T_{A}}{P_{D}}\right) \tag{4}$$



11 器件和文档支持

11.1 器件支持

11.1.1 器件命名规则

产品(1)	说明
TPS7A7002 yyyz	YYY 为封装标识符。 Z 为封装数量。

(1) 要获得最新的封装和订货信息,请参阅本文档末尾的封装选项附录,或者访问器件产品文件夹,此文件夹位于www.ti.com内。

11.2 文档支持

11.2.1 相关文档

相关文档如下:

- TI LDO 应用手册的主题索引
- 半导体和集成电路 (IC) 封装热度量

11.3 接收文档更新通知

如需接收文档更新通知,请访问 www.ti.com.cn 网站上的器件产品文件夹。点击右上角的提醒我 (Alert me) 注册后,即可每周定期收到已更改的产品信息。有关更改的详细信息,请查阅已修订文档中包含的修订历史记录。

11.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 商标

PowerPAD, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7A7002DDA	ACTIVE	SO PowerPAD	DDA	8	75	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	SJA	Samples
TPS7A7002DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	SJA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

www.ti.com 5-Jan-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A7002DDAR	SO Power PAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 5-Jan-2022




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS7A7002DDAR	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0	

PACKAGE MATERIALS INFORMATION


www.ti.com 5-Jan-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS7A7002DDA	DDA	HSOIC	8	75	517	7.87	635	4.25




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4202561/G



DDA (R-PDSO-G8)

PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com http://www.ti.com.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



DDA (R-PDSO-G8)


PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司