











TPS7H1201-HT

ZHCSBI4J - JUNE 2013 - REVISED APRIL 2017

TPS7H1201-HT 1.5V 至 7V 输入

、超低压差 (LDO) 稳压器

特性

- 较宽的输入电压范围: 1.5V 至 7V
- 电流共享/并联工作可提供较高 的输出电流
- 与陶瓷输出电容一起工作时保持稳定
- 线路、负载和温度范围内的精度为 ±4.2%
- 可编程软启动
- 电源正常输出
- LDO 电压: 0.5A (210°C)、V_{OUT} = 6.8V 时为 100mV(最大 值)
- 低噪声: V_{IN} = 2.1V、V_{OUT} = 1.8V、电流为 0.5A 时为 20.26 μVRMS
- 电源抑制比 (PSRR): 1kHz 频率下超过 45dB
- 负载/线路瞬态响应
- 请参见工具和软件 (Tools & Software) 选项卡

应用

- 射频 5V 组件压控振荡器、接收器、模数转换器、 放大器
- 时钟分配
- 洁净模拟电源需求
- 支持恶劣环境中的 应用
- 可用于极限温度范围,即 -55°C 至 210°C⁽¹⁾
- TI 的高温产品采用高度优化的硅(裸片)解决方 案,通过改进设计和制造工艺,最大限度提升在更 大温度范围内的性能

3 说明

TPS7H1201-HT 是一款采用 PMOS 导通元件配置的 LDO 线性稳压器。此器件可在 1.5V 至 7V 的宽输入电 压范围内运行,同时提供出色的 PSRR。

TPS7H1201-HT 通过 极宽的调节范围实现了精确的可 编程折返电流限值功能。为了满足 FPGA、DSP 或微 控制器的复杂电源要求,TPS7H1201-HT 提供使能导 通和关断功能、可编程软启动、电流共享功能以及电源 正常开漏输出。


TPS7H1201-HT 采用 16 引脚耐热增强型陶瓷扁平封 装 (CFP) 和 KGD (裸片) 封装。

器件信息(2)

器件型号	封装	封装尺寸 (标称值)		
TPS7H1201-HT	CFP (16)	11.00mm x 9.60mm		

- (1) 支持定制温度范围
- (2) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附

典型应用电路





_	
	— .
	717
	· ж

1	特性1	8	Application and Implementation	14
2	应用 1		8.1 Application Information	14
3	说明 1		8.2 Typical Application	
4	修订历史记录 2	9	Power Supply Recommendations	25
5	Pin Configuration and Functions	10	Layout	25
6	Specifications6		10.1 Layout Guidelines	25
•	6.1 Absolute Maximum Ratings		10.2 Layout Example	25
	6.2 ESD Ratings	11	器件和文档支持	26
	6.3 Recommended Operating Conditions		11.1 器件支持	26
	6.4 Thermal Information		11.2 文档支持	26
	6.5 Electrical Characteristics		11.3 接收文档更新通知	26
	6.6 Typical Characteristics9		11.4 社区资源	26
7	Detailed Description 11		11.5 商标	26
	7.1 Overview 11		11.6 静电放电警告	26
	7.2 Functional Block Diagram 11		11.7 Glossary	26
	7.3 Feature Description	12	机械、封装和可订购信息	27
	7.4 Device Functional Modes			


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision I (January 2016) to Revision J	Page
Changed output voltage MAX from V _{IN} : to 7.5 V in <i>Absolute Maximum Ratings</i> table	6
Deleted peak output current spec in Absolute Maximum Ratings table	6
Added rise time specifications for EN and VIN signals in Recommended Operating Conditions table	6
Added test conditions to V _{ILEN} and V _{IHEN} in the <i>Electrical Characteristics</i> table	<mark>7</mark>
• 已添加 接收文档更新通知 部分添加到器件和文档支持部分	26
• 已添加 器件命名规则 部分添加到器件支持部分(以前位于 机械、封装和可订购信息 部分)	26
• 己更改 相关文档部分列出的文档	26
Changes from Revision H (December 2014) to Revision I	Page
■ 己删除数据表中的部件编号	1
- Corrected the thermal values for $R_{\theta JB}$	6
Removed the ψ _{JT} thermal metric	<u> 6</u>
Changes from Revision G (January 2014) to Revision H	Page
• 已添加 <i>ESD</i> 额定值表,特性 说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分、器件和档支持部分以及机械、封装和可订购信息部分	
Changes from Revision F (December 2013) to Revision G	Page
Added Bare Die Information	1



5 Pin Configuration and Functions



Pin Functions


F	PIN	1/0	DESCRIPTION			
NAME	NO.	1/0	DESCRIPTION			
SS	1	0	Soft-start terminal. Connecting an external capacitor slows down the output voltage ramp rate after enable event. The soft-start terminal can be used to disable the device as described in the Soft Start section.			
EN	2	1	Enable terminal. Driving this terminal to logic high enables the device; driving the terminal to logic low disables the device. $V_{\rm IN}$ voltage must be greater than 3.5 V when using the EN pin. For $V_{\rm IN}$ < 3.5 V, enable terminal cannot be used to disable the device. TI recommends to connect the enable terminal to $V_{\rm IN}$.			
	3					
V	4		Unregulated supply voltage. TI recommends to connect an input capacitor as a good analog circuit practice.			
V _{IN}	5	'	offregulated supply voltage. To recommends to conflect art input capacitor as a good arialog circuit practice.			
	6					
PCL	7	0	Programmable current limit. A resistor to GND sets the overcurrent limit activation point. The range of resistor that can be used on the PCL terminal to GND is 47 k Ω to 160 k Ω .			
GND	8	_	Ground/thermal pad. (1)			
PG/OC 9 O terminal is also used as indicator when an overcurrent condition is activated. PG pin should h		Power Good terminal. PG is an open-drain output to indicate the output voltage reaches 90% of target. PG terminal is also used as indicator when an overcurrent condition is activated. PG pin should have a pull-up resistor to the V _{OUT} pin.				
cs	10	0	Current sense terminal. Resistor connected from CS to V_{IN} . CS terminal indicates voltage proportional to output current.			
	11					
\ <u>\</u>	12	0	Dogulated autout			
V _{OUT}	13		Regulated output.			
	14					
COMP	15	I	Internal compensation point for error amplifier.			
FB	16	I	The output voltage feedback input through voltage dividers. See <i>Adjustable Output Voltage (Feedback Circuit)</i> section.			

⁽¹⁾ Thermal pad must be connected to GND.



Bare Die Information

DIE THICKNESS	BACKSIDE FINISH	BACKSIDE POTENTIAL	BOND PAD METALLIZATION COMPOSITION	BOND PAD THICKNESS
15 mils	Silicon with backgrind	Ground	AlCu	30 kA



NOTE: All dimensions are in microns.



Bond Pad Coordinates in Microns

DESCRIPTION	PAD NUMBER	X MIN	Y MIN	X MAX	Y MAX
SS	1	109.89	4046.805	287.19	4224.105
EN	2	109.89	3493.35	287.19	3670.65
VIN	3	1359.99	3021.345	1537.29	3198.645
VIN	4	1359.99	2749.005	1537.29	2926.305
VIN	5	1359.99	2553.705	1537.29	2731.005
VIN	6	1359.99	2281.365	1537.29	2458.665
VIN	7	1359.99	2086.065	1537.29	2263.365
VIN	8	1359.99	1813.725	1537.29	1991.025
VIN	9	1359.99	1618.425	1537.29	1795.725
PCL	10	109.89	660.285	287.19	837.585
GND	11	109.89	319.455	287.19	496.755
N/C	12	392.58	109.935	569.88	287.235
VIN	13	1359.99	1346.085	1537.29	1523.385
PG/OC	14	2898.945	379.62	3076.245	556.92
CS	15	2898.945	724.32	3076.245	901.62
VOUT	16	2829.105	1384.695	3006.405	1561.995
VOUT	17	2829.105	1579.815	3006.405	1757.115
VOUT	18	2829.105	1852.335	3006.405	2029.635
VOUT	19	2829.105	2047.455	3006.405	2224.755
VOUT	20	2829.105	2319.975	3006.405	2497.275
VOUT	21	2829.105	2515.095	3006.405	2692.395
VOUT	22	2829.105	2787.615	3006.405	2964.915
VOUT	23	2829.105	2982.735	3006.405	3160.035
COMP	24	2898.945	3519.72	3076.245	3697.02
FB	25	2898.945	3956.535	3076.245	4133.835



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage	V _{IN} , PG	-0.3	7.5	V
	FB, COMP, PCL, CS, EN	-0.3	$V_{IN} + 0.3$	V
Output voltage	V _{OUT} , SS	-0.3	7.5	V
PG terminal sink current		0.001	5	mA
Maximum operating junction temperature, T _J		- 55	220	°C
Storage temperature, T _{stq}		-55	220	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
	Electrostatic	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±2000	.,
V	(ESD) discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM I	MAX	UNIT
TJ	Operating junction temperature	- 55		210	°C
t _R EN	Rise time (10% to 90%) for EN signal	100			μs
t _R VIN	Rise time (10% to 90%) for VIN = EN	1			ms

6.4 Thermal Information

		TPS7H1201-HT	
	THERMAL METRIC ⁽¹⁾⁽²⁾	HKS (CFP) ⁽³⁾	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	75.4	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	64.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	53.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

- (1) Maximum power dissipation may be limited by overcurrent protection.
- (2) Test board conditions:
 - (a) 2.5 inches x 2.5 inches, 4 layers, thickness: 0.062 inch
 - (b) 2-oz. copper traces located on the top of the PCB
 - (c) 2-oz. copper ground planes on the 2 internal layers and bottom layer
 - (d) 48 (0.010-inch) thermal vias located under the device package
- (3) Power rating at a specific ambient temperature T_A should be determined with a junction temperature below 220°C. This is the point where distortion starts to substantially increase. Thermal management of the PCB should strive to keep the junction temperature at or below 220°C for best performance and long-term reliability.



6.5 Electrical Characteristics

 $1.5~V \le V_{IN} \le 7~V,~V_{OUT(target)} = V_{IN} - 0.3~V,~I_{OUT} = 10~mA,~V_{EN} = 1.1~V,~C_{OUT} = 22~\mu F,~PG$ terminal pulled up to V_{IN} with 50 k Ω , over operating temperature range ($T_J = -55^{\circ}C$ to 210°C), unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.

	PARAMETER	TEST CONDITION	S	MIN	TYP	MAX	UNIT	
V _{IN}	Input voltage range			1.5		7	V	
V_{FB}	Feedback terminal voltage	1.5 V ≤ V _{IN} ≤ 7 V	$T_J = 125$ °C	0.593	0.605	0.617	V	
* F B	- Coupant terriman voltage		$T_J = 210^{\circ}C$	0.580	0.605	0.630	•	
V _{OUT}	Output voltage range		Т	0.8		$V_{IN} - 0.2$	V	
	Output voltage accuracy	$I_{OUT} \le 0.5 \text{ A}, 1.5 \text{ V} \le V_{IN} \le 7 \text{ V},$	$T_J = 125$ °C	-2%		2%		
		$V_{OUT} = 6.8 V^{(1)}$	$T_J = 210^{\circ}C$	-4.2%		4.2%		
$\Delta V_{OUT}\%/$ ΔV_{IN}	Line regulation	1.5 V ≤ V _{IN} ≤ 7 V		-0.07	0.01	0.07	%/V	
ΔV _{OUT} %/ ΔΙ _{ΟUT}	Load regulation	$0.8 \text{ V} \le \text{V}_{\text{OUT}} \le 6.8 \text{ V}, \ 0 \le \text{I}_{\text{Load}} \le 0.$	5 A		0.0125		%/A	
		1.5 V \leq V _{IN} \leq 7 V, V _{OUT} = 0.8 V, I _O T _J = -55°C ⁽²⁾	_{UT} = 10 mA,		0.5	3		
		1.5 V \leq V _{IN} \leq 7 V, V _{OUT} = 0.8 V, I _O T _J = 25°C ⁽²⁾	_{UT} = 10 mA,		0.2	0.6		
		$1.5 \text{ V} \le \text{V}_{\text{IN}} \le 7 \text{ V}, \text{ V}_{\text{OUT}} = 0.8 \text{ V}, \text{ I}_{\text{O}}$ $\text{T}_{\text{J}} = 125^{\circ}\text{C}^{(2)}$	_{UT} = 10 mA,		0.2	1		
A \/	201	$1.5 \text{ V} \le \text{V}_{\text{IN}} \le 7 \text{ V}, \text{ V}_{\text{OUT}} = 0.8 \text{ V}, \text{ I}_{\text{O}}$ $\text{T}_{\text{J}} = 210^{\circ}\text{C}^{(2)}$	_{UT} = 10 mA,		0.84	3	.,	
ΔV _O	DC input line regulation	1.5 V \leq V _{IN} \leq 7 V, V _{OUT} = 1.2 V, I _O T _J = -55 °C ⁽²⁾	_{UT} = 10 mA,		0.5	3	mV	
	$T_{J} = 24$ 1.5 V s $T_{J} = 12$ 1.5 V s	1.5 V \leq V _{IN} \leq 7 V, V _{OUT} = 1.2 V, I _O T _J = 25°C ⁽²⁾		0.2	0.6			
		$1.5 \text{ V} \le V_{IN} \le 7 \text{ V}, V_{OUT} = 1.2 \text{ V}, I_{OUT} = 10 \text{ mA}, $ $T_J = 125^{\circ}C^{(2)}$				1		
		1.5 V \leq V _{IN} \leq 7 V, V _{OUT} = 1.2 V, I _O T _{.I} = 210°C ⁽²⁾	_{UT} = 10 mA,		0.84	3		
		$V_{OUT} = 0.8 \text{ V}, 0 \le I_{Load} \le 0.5 \text{ A}, T_{J}$	= -55°C ⁽²⁾		0.05			
		$V_{OUT} = 0.8 \text{ V}, 0 \le I_{Load} \le 0.5 \text{ A}, T_{J} =$: 25°C ⁽²⁾		0.05			
		$V_{OUT} = 0.8 \text{ V}, 0 \le I_{Load} \le 0.5 \text{ A}, T_{J}$	= 125°C ⁽²⁾		0.07			
437	DO section the educated as	$V_{OUT} = 0.8 \text{ V}, 0 \le I_{Load} \le 0.5 \text{ A}, T_{J}$	= 210°C ⁽²⁾		0.51		>/	
ΔV_{O}	DC output load regulation	$V_{OUT} = 6.8 \text{ V}, 0 \le I_{Load} \le 0.5 \text{ A}, T_{J}$	= -55°C ⁽²⁾		0.10		mV	
		$V_{OUT} = 6.8 \text{ V}, 0 \le I_{Load} \le 0.5 \text{ A}, T_{J}$	= 25°C ⁽²⁾		0.04			
		$V_{OUT} = 6.8 \text{ V}, 0 \le I_{Load} \le 0.5 \text{ A}, T_{J}$	= 125°C ⁽²⁾		0.05			
		$V_{OUT} = 6.8 \text{ V}, 0 \le I_{Load} \le 0.5 \text{ A}, T_{J}$			0.47			
V _{DO}	Dropout voltage	I _{OUT} = 0.5 A, V _{OUT} = 6.8 V, V _{IN} = V			55.5	100	mV	
20	Programmable output	V _{IN} = 1.5 V, V _{OUT} = 1.2 V, PCL res		500		700		
I_{CL}	current limit range	V _{IN} = 1.5 V, V _{OUT} = 1.2 V , PCL re		200		700	mA	
V _{CS}	Operating voltage range at CS	7 N 10 1, 1001 12 1, 1 02 10 10 10 10 10 10 10 10 10 10 10 10 10		0.3		V _{IN}	V	
CSR	Current sense ratio	I _{LOAD} / I _{CS} , V _{IN} = 2.3 V, V _{OUT} = 1.9 V			47394			
I _{GND}	GND terminal current	$V_{IN} = 1.5 \text{ V}, V_{OUT} = 1.2 \text{ V}, I_{OUT} = 0.5 \text{ A}$			13	20	mA	
IQ	Quiescent current (no load)	$V_{IN} = V_{OUT} + 0.5 \text{ V}, I_{OUT} = 0 \text{ A}$			12	17	mA	
I _{SHDN}	Shutdown current	$V_{EN} < 0.5 \text{ V}, 0.8 \text{ V} \le V_{IN} \le 7 \text{ V}$			15	4500	μA	
I _{SNS} , I _{FB}	FB/SNS terminal current	$V_{IN} = 7 \text{ V}, V_{OUT} = 6.8 \text{ V}$			1	10	nA	
I _{EN}	EN terminal input current	$V_{IN} = 7 \text{ V}, V_{EN} = 7 \text{ V}$			6.75	610	nA	
V _{ILEN}	EN terminal input low (disable)	$3.5 \text{ V} < \text{V}_{\text{IN}} < 7 \text{ V}$		(0.75 0.30 × V _{IN}	0.0	V	

⁽¹⁾ Based upon using 0.1% resistors.

⁽²⁾ Line and load regulations done under pulse condition for T < 10 ms.




Electrical Characteristics (continued)

 $1.5~V \le V_{IN} \le 7~V,~V_{OUT(target)} = V_{IN} - 0.3~V,~I_{OUT} = 10~mA,~V_{EN} = 1.1~V,~C_{OUT} = 22~\mu F,~PG$ terminal pulled up to V_{IN} with 50 k Ω , over operating temperature range ($T_J = -55^{\circ}C$ to 210°C), unless otherwise noted. Typical values are at $T_J = 25^{\circ}C$.

PARAMETER		TEST CONDITIO	MIN	TYP	MAX	UNIT		
V _{IHEN}	EN terminal input high (enable)	3.5 V < V _{IN} < 7 V		0.75 × V _{IN}		V		
Eprop Dly	Enable terminal propagation delay	V _{IN} = 2.2 V, EN rise to I _{OUT} rise			650	1000	μs	
T _{EN}	Enable terminal turn-on delay	$V_{IN} = 2.2 \text{ V}, V_{OUT} = 1.8 \text{ V}, I_{LOAD} : C_{OUT} = 220 \mu\text{F}, C_{SS} = 2 \text{ nF}$	= 0.5 A,		1.4	1.6	ms	
V_{THPG}	PG threshold on	No load, $V_{OUT} = 1.2 \text{ V}$ and $V_{OUT} = 1.2 \text{ V}$	= 6.8 V	84%	90%			
$V_{THPGHYS}$	PG hysteresis	1.5 V ≤ V _{IN} ≤ 7 V			2%			
V_{OLPG}	PG terminal output low	$I_{PG} = 0 \text{ mA to } -1 \text{ mA}$			73	300	mV	
I _{LKGPG}	PG terminal leakage current	$V_{OUT} > V_{THPG}$, $V_{PG} = 7 V$			0.02	20	μΑ	
I _{SS}	SS terminal current	V _{IN} = 1.5 V to 7 V		2.5	6.3	μΑ		
I _{SSdisb}	SS terminal disable current	V _{IN} = 1.5 V to 7 V			5	13	μΑ	
V _{SS}	SS terminal voltage (device enabled)	V _{IN} = 1.5 V to 7 V				1.2	V	
DCDD	Davisa avando nais etian natio	$V_{IN} = 2.5 \text{ V}, V_{OLIT} = 1.8 \text{ V},$	1 kHz		45		٦D	
PSRR	Power-supply rejection ratio	C _{OUT} = 220 μF	100 kHz		20		dB	
V _N	Output noise voltage	BW = 10 Hz to 100 kHz, I _{OUT} = 5 V _{OUT} = 1.8 V		20.26		μV_{RMS}		
T _J	Operating junction temperature			- 55		210	°C	



6.6 Typical Characteristics





Typical Characteristics (continued)




Figure 9. Load Regulation vs Temperature



7 Detailed Description

7.1 Overview

The TPS7H1201-HT is a 0.5-A, 1.5- to 7-V LDO linear regulator that uses PMOS pass element configuration.

It uses TI's proprietary process to achieve low noise, high PSRR combined with high thermal performance in a 16-terminal ceramic flatpack package (HKS) or KGD (bare die) package.

A number of features are incorporated in the design to provide high reliability and system flexibility. Overload protection is incorporated in the design to make it viable for harsh environments.

A resistor connected from the PCL terminal to ground sets the current limit activation point. When current limit activation point is reached, output voltage drops while output load current is maintained at current limit point.

The device also has a current sense monitoring feature. A resistor connected from the CS terminal to VIN indicates voltage proportional to the output load current. *PCL* provides a detailed description of this feature.

To provide system flexibility for demanding current needs, the LDO can be configured in parallel operation as indicated in Figure 24. *Current Sharing* provides detailed parallel operation information.

An enable feature is incorporated in the design allowing the user to enable or disable the LDO. Power Good, an open-drain connection, indicates the status of the output voltage. These provide the customers' system flexibility in monitoring and controlling the LDO operation. When using the Enable function, V_{IN} voltage must be > 3.5 V. For V_{IN} from 1.5 to 7 V, TPS7H1201-HT can be disabled using the SS terminal as described in *Enable/Disable*.

7.2 Functional Block Diagram




Figure 10. Block Diagram



7.3 Feature Description

7.3.1 Soft Start

Connecting a capacitor from the SS terminal to GND (C_{SS}) slows down the output voltage ramp rate. The soft-start capacitor charges up to 1.2 V.

$$C_{SS} = \frac{t_{SS} \bullet I_{SS}}{V_{FB}}$$

where

- t_{ss} = Soft-start time
- $I_{ss} = 2.5 \, \mu A$

•
$$V_{FB} = V_{REF} / 2 = 0.605 \text{ V}$$
 (1)

7.3.2 Power Good (PG)

Power Good terminal (9) is an open-drain connection and can be used to sequence multiple LDOs. Figure 11 shows typical connection for $V_{\text{IN}} > 3.5 \text{ V}$. The PG terminal will be pulled low until the output voltage reaches 90% of its maximum level. At that point, the PG pin will be pulled up. Since the PG pin is open drain, it can be pulled up to any voltage as long as it does not exceed the absolute max of 7.5 V listed in the table.




Figure 11. Sequencing LDOs with Power Good

NOTE

For PSpice models, WEBENCH, and mini-POL reference design, see the *Tools & Software* tab.

- 1. PSpice average model (stability bode plot)
- 2. PSpice transient model (switching waveforms)
- 3. WEBENCH design tool (www.ti.com/product/TPS7H1201-HT/toolssoftware)

7.4 Device Functional Modes

7.4.1 Enable/Disable

For V_{IN} from 1.5 V to 7 V, TPS7H1201-HT can be disabled using the SS terminal. The minimum soft-start pulldown current is 10 μ A, with soft start to ground voltage of 400 mV or lower. External voltage applied to the SS terminal must be limited to 1.2-V maximum. Removing the logic-low condition on soft start enables the device allowing the soft-start capacitor to get charged by the internal current source. Alternatively, for $V_{IN} > 3.5$ V, the device can be disabled by pulling the enable terminal to logic low. In all other cases, the enable terminal should be connected to VIN.



Device Functional Modes (continued)




Figure 12. Enable/Disable

The circuit shown in Figure 12 highlights the SS terminal 1 along with block diagram of internal circuitry. Circuitry in dashed outline is internal to the IC composed of PMOSFET current mirror. The PMOS current mirror sources current from the positive supply and external circuitry composed of Qext is used to sink current from SS terminal 1. As highlighted in the table, typical ISS = 2.5 μ A and max ISS = 3.5 μ A for TPS7H1101-SP. If ISS current is exceeded, such as sinking higher current in excess of max ISS, this disables the LDO. See the table for the external sink current from SS terminal necessary to disable the IC. Exceeding maximum external sink current does not damage the device.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS7H1201-HT LDO linear regulator is targeted to harsh environment applications. This regulator has various features such as low dropout, soft start, output current foldback, high-side current sensing (where sensing voltage at CS pin provides voltage proportional to output current), and current sharing.

8.1.1 Stability

Conventional Bode plots are a standard approach in assessing stability as shown in Figure 13. This approach requires that we have a single feedback path where an AC signal is injected across a resistor (typically 50 Ω) and measurements are taken on either side of the resistor. From this, loop gain and phase plots can be generated. Crossover frequency, $f_{\rm C}$, is defined as the frequency where the magnitude of the loop gain is unity and phase margin is evaluated at the crossover frequency $f_{\rm C}$.




Figure 13. Conventional Bode Plot

However, there are conditions where the feedback loop is not accessible or there may be multiple feedback paths, as with the TPS7H1101-SP. When there are multiple feedback loops the conventional bode plot approach will not be representative of the device's true response. The TPS7H1101-SP uses a conventional feedback loop in addition to an inner fast loop that injects current into the error amplifier, which in turn greatly improves the transient response of the device. The Bode plot method can still be used to understand the behavior of the main loop, but this will show a lower crossover frequency and thus imply a slower transient response than the actual performance of the device. Fortunately, accurate and quantitative stability metrics can still be assessed from output impedance measurements and simulations.

There are multiple ways output impedance can be measured. One approach is to inject a small current at the output of the regulator and compare it to the resulting voltage response. The variation in the phase of the output impedance across frequency can be related to the phase margin through the group delay.

Group delay, T_g , is the rate of change of phase with respect to frequency as shown in Equation 2. Most SPICE simulation packages can plot this parameter and certain frequency analyzers boast software that supports a direct measurement. Using this software, phase margin can be extracted from the group delay plot. The phase margin and crossover frequency reported from these measurements will include the effects of both feedback loops.

$$T_{g} = \frac{d\phi}{d\omega} \tag{2}$$



Application Information (continued)

The stability of the device can be qualitatively validated by applying a step load to the output and observing the response. The SPICE models for the device can be found in *Tools & Software* on the product page. To simulate impedance measurements, the transient model should be used. For a more detailed explanation of this approach and how to use the model to simulate the output impedance and group delay, please see reference (1).

8.2 Typical Application




Figure 14. Typical Application Circuit

8.2.1 Design Requirements

Table 1 shows the design parameters.

Table 1. Design Parameters

PARAMETER	VALUE			
Input voltage	1.5 V to 7 V			
Output voltage	User programmable			
Output current	3-A max			



8.2.2 Detailed Design Procedure

8.2.2.1 Adjustable Output Voltage (Feedback Circuit)

The output voltage of the TPS7H1201-HT can be set to a user-programmable level between 0.8 and 6.8 V. Achieve this by using a resistor divider connected between V_{OUT} , FB, and GND terminals. R_{TOP} connected between V_{OUT} and V_{FB} , and R_{BOTTOM} connected between R_{FB} and R_{COTTOM} connected between R_{COTTOM} connected between R_{COTTOM} and R_{COTTOM} connected between R_{COTT

Use Equation 3 to determine V_{OUT}.

$$V_{\scriptscriptstyle OUT} = \frac{(R_{\scriptscriptstyle TOP} + R_{\scriptscriptstyle BOTTOM}) \bullet V_{\scriptscriptstyle FB}}{R_{\scriptscriptstyle BOTTOM}}$$

where

•
$$V_{FB} = 0.605 \text{ V}$$
 (3)

Table 2. Resistor Values for Typical Voltages

V	Standard	1% Resistors	Standard 0.1% Resistors			
V _{OUT}	R _{TOP}	R _{BOTTOM}	R _{TOP}	R _{BOTTOM}		
0.8 V	10.7 k Ω	33.2 kΩ	10.7 kΩ	33.2 kΩ		
1 V	13.7 kΩ	21 kΩ	12.6 kΩ	19.3 kΩ		
1.2 V	11.3 kΩ	11.5 kΩ	11.8 kΩ	12 kΩ		
1.5 V	15.8 kΩ	10.7 kΩ	18.2 kΩ	12.3 kΩ		
1.8 V 23.2 kΩ		11.8 kΩ	32 kΩ	16.2 kΩ		
2.5 V	10.7 kΩ	3.4 kΩ	37.9 kΩ	12.1 kΩ		
3.3 V	51.1 kΩ	11.5 kΩ	10.2 kΩ	2.29 kΩ		
4 V	13.3 kΩ	2.37 kΩ	31.2 kΩ	5.56 kΩ		
5 V	11.5 kΩ	1.58 kΩ	16.2 kΩ	2.23 kΩ		
5.5 V	17.4 kΩ	2.15 kΩ	89.8 kΩ	11.1 kΩ		
6 V	90.9 kΩ	10.2 kΩ	10.7 kΩ	1.2 kΩ		
6.5 V	26.7 kΩ	2.74 kΩ	15.2 kΩ	1.56 kΩ		
6.6 V	11.3 kΩ	1.15 kΩ	22.1 kΩ	2.23 kΩ		
6.7 V	39.2 kΩ	3.92 kΩ	13.8 kΩ	1.37 kΩ		

8.2.2.2 PCL

PCL resistor, R_{pcl}, sets the overcurrent limit activation point and can be calculated per Equation 4.

$$R_{pcl} = (CSR \times V_{ref}) / (I_{CL} - 0.0403)$$


where

- $V_{ref} = 0.605 \text{ V}$
- I_{CL} = Programmable current limit (A)
- Current sense ratio (CSR) is the ratio of output load current to I_{CS}. The typical value of the CSR is 47394. (4)

Figure 15 shows the output load current (I_{OUT}) versus PCL terminal current (I_{CL})

A suitable resistor R_{pcl} must be chosen to ensure the CS terminal is within its operating range of 0.3 V to V_{IN} .

The maximum PCL is 700 mA. The range of resistor that can be used on the PCL terminal to GND is 47 k Ω to 160 k Ω .



$$V_{IN} = 2.3 \text{ V}$$
 $V_{OUT} = 1.8 \text{ V}$ $y = 47394x + 0.0403$

Figure 15. I_{OUT} (A) vs I_{PCL} (μ A)

8.2.2.3 High-Side Current Sense

Figure 16 shows the cascode NMOS current mirror. V_{cs} must be in the range as specified in the *Electrical Characteristics* table. The following example shows the typical calculation of R_{cs} .

$$I_{CS} = \frac{I_{LOAD} + I_{offset}}{CSR}$$

$$R_{CS} = \frac{V_{IN} - V_{CS}}{I_{CS}}$$
(5)

where

- I_{LOAD} is the output load current.
- CSR is the current sense ratio.
 (6)

When V_{IN} = 2.3 V, select V_{CS} = 2.05 V, I_{LOAD} = 3 A, CSR = 47394, and I_{offset} = 0.1899 A, then I_{CS} = 67.306 μ A and R_{CS} = 3.714 $k\Omega$.





Figure 16. Cascode NMOS Current Mirror

For TPS7H1201-HT, Figure 17 shows the typical curve V_{CS} vs I_{OUT} for $V_{IN}=2.28$ V and $R_{CS}=3.65$ k Ω . A resistor connected from the CS terminal to V_{IN} indicates voltage proportional to the output current.

Monitoring current in the CS terminal (I_{CS} vs I_{OUT}) indicates the current sense ratio between the main PMOSFET and the current sense MOSFET as shown in .

Figure 19 shows I_{OUT} vs I_{CS} when the voltage on CS terminal is varied from 0.3 V to 7 V.



8.2.2.4 Current Foldback

- 1. The TPS7H1201-HT has a current foldback feature which can be enabled when the CS terminal is held high. Shorting CS low disables the foldback current limit. If the foldback current limit is disabled, then the LDO will begin regulating again as soon as the current falls below the clamp threshold.
- 2. With foldback current limit enabled, when current limit trip point is activated,
 - a. Output voltage drops low.
 - b. Output current folds back to approximately 50% of the current limit trip point.

This results in minimizing the power loss under fault conditions. Monitoring the voltage at the CS terminal indicates voltage proportional to the output current.




8.2.2.5 Transient Response

Figure 20, Figure 21, and Figure 22 indicate the transient response behavior of the TPS7H1201-HT.

Channel 1: Output voltage overshoot/undershoot

Channel 2: Step load in current

Channel 3: Input voltage



8.2.2.6 Current Sharing

For demanding load requirements, multiple LDOs can be paralleled as indicated in Figure 24. In parallel mode, the CS terminal of LDO1 must be connected to the PCL terminal of LDO2 via a series resistor R_{CL} , and CS terminal of LDO2 must be connected to PCL terminal of LDO1 via series resistor R_{CL} . The typical value of R_{CL} in parallel operation is 3.75 k Ω for current limit > 6 A. In parallel configuration, R_{CL} (resistor from PCL to GND) and R_{CS} (resistor from CS terminal to V_{IN}) must be left open (unpopulated). The R_{CL} value must be selected so that the operating condition of the CS terminal is maintained, as specified in the *Electrical Characteristics* table. The current from PCL through RCL of LDO1 is determined by the output load current of LDO2 divided by the CSR. Hence, the voltage at CS terminal of the LDO1 is 0.605 V – ((output load current of LDO2 + 0.2458) / CSR × R_{CI}).

Alternately, it can also provide twice the output current to meet system needs. When using two LDOs in parallel operation for higher output load current, use POL TPS50601-SP as an input source.




Figure 23. LDO Current Share






Figure 24. Block Diagram (Parallel Operation)

8.2.2.7 Compensation

Figure 25 shows a generic block diagram for TPS7H1201-HT LDO with external compensation components. LDO incorporates nested loops, thus providing the high gain necessary to meet design performance.




Figure 25. TPS7H1201-HT Compensation

Resistor divider composed of R_{top} and R_{bottom} determine the output voltage set points as indicated by Equation 3. Output capacitor C_{OUT} introduces a pole and a zero as shown in the following.

$$F_{p_co} = \frac{1}{2 \bullet \pi \bullet C_o \bullet R_L}$$

$$F_{z_co} = \frac{1}{2 \bullet \pi \bullet C_o \bullet C_{esr}}$$
(8)

The TPS7H1101-SP was designed so that the ESR of the output capacitor will not have a strong influence on the response of the LDO. However, an optional capacitor, C_x , can be added in parallel with the bottom feedback resistor to introduce a pole to cancel F_{z_co} . Equation 9 shows how to calculate the location of the pole introduced by C_x . To cancel the zero directly, F_p should be equal to F_{z_co} .

$$F_p = \frac{1}{2 \cdot \pi \cdot C_x \cdot R_{bottom}} \tag{9}$$

 C_x is calculated to be 1000 pF for $C_0 = 220 \mu F$, $C_{esr} = 45 \text{ m}\Omega$, and $R_{bottom} = 10 \text{ k}\Omega$.


Internal compensation in the LDO cancels the output capacitor pole introduced by COUT and RL.

C_{comp} introduces a dominant pole at low frequency. TI recommends that a C_{comp} value of 10 nF.

8.2.2.8 Output Noise

Output noise is measured using an HP3495A. , , Figure 26, and Figure 27 show noise of the TPS7H1201-HT in $\mu V/\sqrt{Hz}$ vs frequency.





8.2.2.9 Capacitors

TPS7H1201-HT requires the use of a combination of tantalum and ceramic capacitors to achieve good volume to capacitance ratio. Table 3 highlights some of the capacitors used in the device. TI recommends to follow proper derating guidelines as recommended by the capacitor manufacturer based upon output voltage and operating temperature.

Note that polymer-based tantalum capacitors must be derated to at least 60% of rated voltage, whereas manganese oxide (MnO₂) based tantalum capacitors should be derated to 33% of rated voltage depending upon the operating temperature.

TI recommends to use a tantalum capacitor along with a 0.1- μ F ceramic capacitor. The device is stable for input and output tantalum capacitor values of 10 to 220 μ F with the ESR range of 10 m Ω to 2 Ω . However, the dynamic performance of the device varies based on load conditions and the capacitor values used.

TI recommends a minimum output capacitor of 22 μ F with ESR of 1 Ω or less to prevent oscillations. X7R dielectrics are preferred. See Table 3 for various capacitor recommendations.




Table 3. TPS7H1201-HT Capacitors

CAPACITOR PART NUMBER	CAPACITOR DETAILS (CAPACITOR, VOLTAGE, ESR)	TYPE	VENDOR		
T493X107K016CH612A ⁽¹⁾	100 μF, 16 V, 100 m Ω	Tantalum - MnO2	Kemet		
T493X226M025AH6x20 ⁽¹⁾	22 μF, 25 V, 35 m Ω	Tantalum - MnO2	Kemet		
T525D476M016ATE035 ⁽¹⁾	47 μF, 10 V, 35 mΩ	Tantalum - Polymer	Kemet		
T540D476M016AH6520 ⁽¹⁾	47 μF, 16 V, 20 mΩ	Tantalum - Polymer	Kemet		
T525D107M010ATE025 ⁽¹⁾	100 μF, 10 V, 25 mΩ	Tantalum - Polymer	Kemet		
T541X337M010AH6720 ⁽¹⁾	330 μF, 10 V, 6 mΩ	Tantalum - Polymer	Kemet		
T525D227M010ATE025 ⁽¹⁾	220 μF, 10 V, 25 mΩ	Tantalum - Polymer	Kemet		
T495X107K016ATE100 ⁽¹⁾	100 μF, 16 V, 100 mΩ	Tantalum - MnO2	Kemet		
CWR29FK227JTHC ⁽¹⁾	220 μF, 10 V, 180 mΩ	Tantalum - MnO2	AVX		
THJE107K016AJH	100 μF, 16 V, 58 mΩ	Tantalum	AVX		
THJE227K010AJH	220 μF, 10 V, 40 mΩ	Tantalum	AVX		
SMX33C336KAN360	33 μF, 25 V	Stacked ceramic	AVX		
SR2225X7R335K1P5#M123	$3.3~\mu F$, $25~V$, $10~m Ω$	Ceramic	Presidio Components Inc		

⁽¹⁾ Operating temperature is -55°C to 125°C.

8.2.3 Application Curves





9 Power Supply Recommendations

This device is designed to operate with an input voltage supply up to 7 V. The minimum input voltage should provide adequate headroom greater than the dropout voltage for the device to have a regulated output. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

10 Layout

10.1 Layout Guidelines

- For best performance, all traces should be as short as possible, and no longer than 5 cm.
- Use wide traces for IN, Out and GND to minimize the parasitic electrical effects.
- Place the output capacitors (COUT) as close as possible to the OUT pin of the device.

10.2 Layout Example




Figure 30. PCB Layout Example



11 器件和文档支持

11.1 器件支持

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.1.2 器件命名规则

KGD 已知的合格芯片

11.2 文档支持

11.2.1 相关文档

(1) 固定稳压器的稳定性评估 - Tom Boehler、Paul Ho, AEi 系统

11.3 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com 上的器件产品文件夹。请单击右上角的通知我 进行注册,即可收到任意产品信息更改每周摘要。有关更改的详细信息,请查看任意已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 机械、封装和可订购信息

以下页面包括机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据发生变化时,我们可能不会另行通知或修订此文档。如欲获取此产品说明书的浏览器版本,请参见左侧的导航栏。



www.ti.com 28-May-2022

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS7H1201SHKS	ACTIVE	CFP	HKS	16	15	RoHS & Green	NIAU	N / A for Pkg Type	-55 to 210	TPS7H1201SHKS	Samples
TPS7H1201SKGD1	ACTIVE	XCEPT	KGD	0	70	RoHS & Green	Call TI	N / A for Pkg Type	-55 to 210		Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




PACKAGE OPTION ADDENDUM

www.ti.com 28-May-2022

PACKAGE MATERIALS INFORMATION

www.ti.com 29-May-2022

TUBE




*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)	
TPS7H1201SHKS	HKS	CFP	16	15	506.98	26.16	6220	NA	



CERAMIC FLATPACK



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. This package is hermetically sealed with a metal lid. The lid and heat slug are connected to pin 8.

 4. The leads are gold plated.



CERAMIC FLATPACK




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



CERAMIC FLATPACK



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司