- Wide Bandwidth (BW = 300 MHz Min)
- Low Differential Crosstalk ( $\mathrm{X}_{\text {TALK }}=\mathbf{- 6 0 ~ d B ~ T y p ) ~}$
- Low Power Consumption (ICC $=3 \mu \mathrm{~A}$ Max)
- Bidirectional Data Flow, With Near-Zero Propagation Delay
- Low ON-State Resistance ( $r_{\text {on }}=3 \Omega$ Typ)
- $\mathrm{V}_{\mathrm{cc}}$ Operating Range From 6 V to 6.5 V
- $I_{\text {off }}$ Supports Partial-Power-Down Mode Operation
- Data and Control Inputs Provide Undershoot Clamp Diode
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
- 2000-V Human-Body Model (A114-B, Class II)
- 1000-V Charged-Device Model (C101)
- Suitable for Both 10 Base-T/100 Base-T Signaling




NC - No internal connection

## description/ordering information

The TI TS5L100 LAN switch is a 4-bit 1-of-2 multiplexer/demultiplexer with a single switch-enable ( $\overline{\mathrm{E}}$ ) input. When $\bar{E}$ is low, the switch is enabled and the I port is connected to the $Y$ port. When $\bar{E}$ is high, the switch is disabled and the high-impedance state exists between the I and Y ports. The select ( S ) input controls the data path of the multiplexer/demultiplexer.

ORDERING INFORMATION

| $\mathrm{T}_{\text {A }}$ | PACKAGE $\dagger$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ | QFN - RGY | Tape and reel | TS5L100RGYR | TG100 |
|  | SOIC - D | Tube | TS5L100D | TS5L100 |
|  |  | Tape and reel | TS5L100DR |  |
|  | SSOP (QSOP) - DBQ | Tape and reel | TS5L100DBQR | TG100 |
|  | TSSOP - PW | Tube | TS5L100PW | TG100 |
|  |  | Tape and reel | TS5L100PWR |  |

$\dagger$ Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

## description/ordering information (continued)

This device can be used to replace mechanical relays in LAN applications. This device has low ron, wide bandwidth, and low differential crosstalk, making it suitable for 10 Base-T, 100 Base-T, and various other LAN applications.
This device is fully specified for partial-power-down applications using $l_{\text {off }}$. The $I_{\text {off }}$ feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, $\overline{\mathrm{E}}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE

| INPUTS |  | INPUT/OUTPUT | FUNCTION |
| :---: | :---: | :---: | :---: |
| $\overline{\mathbf{E}}$ | $\mathbf{S}$ | YX |  |
| L | L | IX | $\mathrm{YX}=\mathrm{IX}$ |
| L | H | $\mathrm{I} \mathrm{X}_{1}$ | $\mathrm{YX}=\mathrm{IX} \mathrm{X}_{1}$ |
| H | X | Z | Disconnect |

PIN DESCRIPTIONS

| PIN NAME | DESCRIPTION |
| :---: | :--- |
| IAn-IDn | Data I/Os |
| S | Select input |
| $\overline{\mathrm{E}}$ | Enable input |
| YA-YD | Data I/Os |

logic diagram (positive logic)


## absolute maximum ratings over operating free-air temperature range (unless otherwise noted) $\dagger$

Supply voltage range, $\mathrm{V}_{\mathrm{CC}}$ ..... -0.5 V to 7 V
Control input voltage range, $\mathrm{V}_{\mathrm{IN}}$ (see Notes 1 and 2) ..... -0.5 V to 7 V
Switch I/O voltage range, $\mathrm{V}_{\mathrm{I} / \mathrm{O}}$ (see Notes 1, 2, and 3) ..... -0.5 V to 7 V
Control input clamp current, $\mathrm{I}_{\mathrm{IK}}\left(\mathrm{V}_{\mathrm{IN}}<0\right)$ ..... -50 mA
I/O port clamp current, $\mathrm{I}_{\text {I/OK }}\left(\mathrm{V}_{\mathrm{I} / \mathrm{O}}<0\right)$ ..... $-50 \mathrm{~mA}$
ON-state switch current, $\mathrm{I}_{1 / \mathrm{O}}$ (see Note 4) ..... $\pm 128 \mathrm{~mA}$
Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND terminals ..... $\pm 100 \mathrm{~mA}$
Package thermal impedance, $\theta_{J A}$ (see Note 5): D package ..... $73^{\circ} \mathrm{C} / \mathrm{W}$
(see Note 5): DBQ package ..... $90^{\circ} \mathrm{C} / \mathrm{W}$
(see Note 5): PW package ..... $83^{\circ} \mathrm{C} / \mathrm{W}$
(see Note 6): RGY package ..... $39^{\circ} \mathrm{C} / \mathrm{W}$
Storage temperature range, $\mathrm{T}_{\text {stg }}$ ..... $65^{\circ} \mathrm{C}$ to $150^{\circ} \mathrm{C}$
$\dagger$ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. All voltages are with respect to ground, unless otherwise specified.
2. The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
3. $\mathrm{V}_{\mathrm{I}}$ and $\mathrm{V}_{\mathrm{O}}$ are used to denote specific conditions for $\mathrm{V}_{\mathrm{I} / \mathrm{O}}$.
4. $I_{I}$ and $\mathrm{I}_{\mathrm{O}}$ are used to denote specific conditions for $\mathrm{I}_{\mathrm{I} / \mathrm{O} \text {. }}$.
5. The package thermal impedance is calculated in accordance with JESD 51-7.
6. The package thermal impedance is calculated in accordance with JESD 51-5.
recommended operating conditions (see Note 7)

|  |  | MIN | MAX |
| :--- | :--- | ---: | :---: |
|  | UNIT |  |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage | 6 | 6.5 |
| $\mathrm{~V}_{\mathrm{IH}}$ | High-level control input voltage $(\overline{\mathrm{E}}, \mathrm{S})$ | 2.5 | 6.5 |
| $\mathrm{~V}_{\mathrm{IL}}$ | Low-level control input voltage $(\overline{\mathrm{E}}, \mathrm{S})$ | V |  |
| $\mathrm{T}_{\mathrm{A}}$ | Operating free-air temperature | 0 | 0.8 |

NOTE 7: All unused control inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.
electrical characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ to 6.5 V (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  |  | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {IK }}$ | $\overline{\mathrm{E}}, \mathrm{S}$ | $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$, | $\mathrm{l}^{\prime} \mathrm{N}=-18 \mathrm{~mA}$ |  |  |  | -1.8 | V |
| $V_{\text {hys }}$ | $\overline{\mathrm{E}}, \mathrm{S}$ |  |  |  |  | 150 |  | mV |
| $\mathrm{V}_{\mathrm{O}}$ |  | $\mathrm{V}_{1}=4.5 \mathrm{~V}$, | $\overline{\mathrm{E}}=$ low, | $\mathrm{R}_{\mathrm{L}}=100 \Omega$, see Figure 11 | 3.7 | 4.06 |  | V |
| $\mathrm{IIH}^{\text {H }}$ | E, S | $\mathrm{V}_{\mathrm{CC}}=6.5 \mathrm{~V}$, | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| IIL | $\overline{\mathrm{E}}, \mathrm{S}$ | $\mathrm{V}_{\mathrm{CC}}=6.5 \mathrm{~V}$, | $\mathrm{V}_{\text {IN }}=\mathrm{GND}$ |  |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| ${ }^{\prime} \mathrm{OZ}^{\ddagger}$ |  | $\mathrm{V}_{\mathrm{CC}}=6.5 \mathrm{~V}$, | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \text { to } 6.5 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{I}}=0, \end{aligned}$ | Switch OFF |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| los§ |  | $\mathrm{V}_{\mathrm{CC}}=6.5 \mathrm{~V}$, | $\begin{aligned} & \mathrm{V}_{\mathrm{O}}=0 \text { to } 0.5 \mathrm{~V}_{\mathrm{CC}}, \\ & \mathrm{~V}_{\mathrm{I}}=0, \end{aligned}$ | Switch ON | 50 |  |  | mA |
| $l_{\text {off }}$ |  | $V_{C C}=0$, | $\mathrm{V}_{\mathrm{O}}=0$ to 6.5 V , | $\mathrm{V}_{\mathrm{I}}=0$ |  |  | 1 | $\mu \mathrm{A}$ |
| ${ }^{\text {ICC }}$ |  | $\mathrm{V}_{\mathrm{CC}}=6.5 \mathrm{~V}$, | $\mathrm{I}_{1 / \mathrm{O}}=0$, | Switch ON or OFF |  |  | 3 | $\mu \mathrm{A}$ |
| $\Delta \mathrm{lCC}$ | $\overline{\mathrm{E}}$, S | $\mathrm{V}_{\mathrm{CC}}=6.5 \mathrm{~V}$, | One input at 3.4 V , | Other inputs at $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  | 6 | mA |
| ICCD |  | $\mathrm{V}_{\mathrm{CC}}=6.5 \mathrm{~V}$, | $I$ and Y ports open, | $\mathrm{V}_{\text {IN }}$ input switching $50 \%$ duty cycle |  |  | 0.35 | $\begin{aligned} & \mathrm{mA} / \\ & \mathrm{MHz} \end{aligned}$ |
| $\mathrm{CIN}^{\text {IN }}$ | $\overline{\mathrm{E}}, \mathrm{S}$ | $\mathrm{f}=1 \mathrm{MHz}$ |  |  |  | 3.5 |  | pF |
| Coff | I port | $V_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz},$ <br> Outputs open, | Switch OFF |  | 4.5 |  | pF |
|  | Y port |  |  |  |  | 6.5 |  |  |
| Con |  | $V_{1}=0$, | $\mathrm{f}=1 \mathrm{MHz},$ <br> Outputs open, | Switch ON |  | 14 |  | pF |
| $\mathrm{r}_{\mathrm{on}}$ | M1 | $\mathrm{V}_{\mathrm{I}}=4.5 \mathrm{~V}$, | Switch ON, | $R_{L}=100 \Omega$, see Figure 11 | 7.5 | 11.2 | 19 | $\Omega$ |
|  | M2 |  |  |  | 2 | 3 | 6 |  |
| $\Delta r_{\text {on }}$ |  | $\mathrm{V}_{\mathrm{I}}=4.5 \mathrm{~V}$, | Switch ON |  |  | 1 | 2 | $\Omega$ |

$\mathrm{V}_{\mathrm{I}}, \mathrm{V}_{\mathrm{O}}, \mathrm{I}_{\mathrm{I}}$, and $\mathrm{I}_{\mathrm{O}}$ refer to $\mathrm{I} / \mathrm{O}$ pins. $\mathrm{V}_{\mathrm{IN}}$ refers to the control inputs.
$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=6.2 \mathrm{~V}$ (unless otherwise noted), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
$\ddagger$ For I/O ports, IOZ includes the input leakage current.
§ The IOS test is applicable to only one ON channel at a time. The duration of this test is less than one second.
switching characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ to $6.5 \mathrm{~V}, \mathrm{R}_{\mathrm{L}}=100 \Omega, \mathrm{C}_{\mathrm{L}}=35 \mathrm{pF}$ (unless otherwise noted) (see Figure 7)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | MIN MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: |
| ton | S | Y | 7 | ns |
| toff | S | Y | 4 | ns |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=6.2 \mathrm{~V}$ (unless otherwise noted), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
dynamic characteristics over recommended operating free-air temperature range, $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ to 6.5 V (unless otherwise noted)

| PARAMETER | TEST CONDITIONS |  |  | MIN | TYP $\dagger$ | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| XTALK(Diff) | $\mathrm{R}_{\mathrm{L}}=100 \Omega$, | $\mathrm{f}=10 \mathrm{MHz}$, see Figure 12, | $\mathrm{tr}_{\mathrm{r}}=\mathrm{tf}_{\text {f }}=2 \mathrm{~ns}$ | -40 | -60 |  | dB |
| XTALK | $\mathrm{R}_{\mathrm{L}}=100 \Omega$, | $\mathrm{f}=30 \mathrm{MHz}$, see Figure 9 |  |  | -50 |  | dB |
| OIRR | $\mathrm{R}_{\mathrm{L}}=100 \Omega$, | $\mathrm{f}=30 \mathrm{MHz}$, see Figure 10 |  |  | -40 |  | dB |
| BW | $R_{L}=100 \Omega$, | ure 8 |  |  | 350 |  | MHz |

$\dagger$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=6.2 \mathrm{~V}$ (unless otherwise noted), $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.

OPERATING CHARACTERISTICS


Figure 1. $\mathrm{r}_{\mathrm{on}}$ and $\mathrm{V}_{\mathrm{O}}$ vs $\mathrm{V}_{\mathrm{l}}$ Over Temperature $\left(\mathrm{V}_{\mathrm{Cc}}=6 \mathrm{~V}\right)$

OPERATING CHARACTERISTICS


Figure 2. $\mathrm{r}_{\mathrm{on}}$ and $\mathrm{V}_{\mathrm{O}}$ vs $\mathrm{V}_{\mathrm{I}}\left(\mathrm{V}_{\mathrm{CC}}=6.2 \mathrm{~V}\right.$ and $\left.\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}\right)$

OPERATING CHARACTERISTICS


Figure 3. Gain/Phase vs Frequency

OPERATING CHARACTERISTICS


■ Phase at $30 \mathrm{MHz}, 77$ Degrees
Figure 4. Off Isolation vs Frequency

© Crosstalk at $30 \mathrm{MHz},-54 \mathrm{~dB}$

- Phase at 30 MHz , 93.2 Degrees

Figure 5. Crosstalk vs Frequency

QUAD SPDT WIDE-BANDWIDTH LAN SWITCH
WITH LOW ON-STATE RESISTANCE
SCDS163A - MAY 2004 - REVISED MAY 2004
OPERATING CHARACTERISTICS


Figure 6. Differential Crosstalk

## PARAMETER MEASUREMENT INFORMATION



| TEST | $\mathrm{V}_{\mathrm{C}}$ | $\mathrm{R}_{\mathrm{L}}$ | $\mathrm{C}_{\mathrm{L}}$ | $\mathrm{V}_{\mathrm{X} 0}$ | $\mathrm{~V}_{\mathrm{X} 1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tON | 6.2 V | $100 \Omega$ | 35 pF | GND | 4.5 V |
|  | 6.2 V | $100 \Omega$ | 35 pF | 4.5 V | GND |
| tOFF | 6.2 V | $100 \Omega$ | 35 pF | GND | 4.5 V |
|  | 6.2 V | $100 \Omega$ | 35 pF | 4.5 V | GND |



NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega, \mathrm{t}_{\mathrm{r}} \leq 2.5 \mathrm{~ns}, \mathrm{t}_{\mathrm{f}} \leq 2.5 \mathrm{~ns}$.
C. The outputs are measured one at a time, with one transition per measurement.

Figure 7. Test Circuit and Voltage Waveforms

## PARAMETER MEASUREMENT INFORMATION



Figure 8. Test Circuit for Frequency Response (BW)
Frequency response is measured at the output of the ON channel. For example, when $\mathrm{V}_{\mathrm{S}}=0, \mathrm{~V}_{\mathrm{E}}=0$, and YA is the input, the output is measured at $\mathrm{I} \mathrm{A}_{0}$. All unused analog $\mathrm{I} / \mathrm{O}$ ports are left open.

## HP8753ES setup

Average $=4$
RBW $=3 \mathrm{kHz}$
$\mathrm{V}_{\text {BIAS }}=0.35 \mathrm{~V}$
ST $=2 \mathrm{~s}$
P1 $=0 \mathrm{dBM}$

## PARAMETER MEASUREMENT INFORMATION


$\dagger$ A $50-\Omega$ termination resistor is needed for the network analyzer.
Figure 9. Test Circuit for Crosstalk ( $\mathrm{X}_{\text {TALK }}$ )
Crosstalk is measured at the output of the nonadjacent ON channel. For example, when $\mathrm{V}_{\mathrm{S}}=0, \mathrm{~V}_{\mathrm{E}}=0$, and YA is the input, the output is measured at $\mathrm{IB}_{0}$. All unused analog input $(\mathrm{Y})$ ports are connected to GND, and output (A) ports are connected to GND through $50-\Omega$ pulldown resistors.

HP8753ES setup
Average $=4$
RBW $=3 \mathrm{kHz}$
$\mathrm{V}_{\text {BIAS }}=0.35 \mathrm{~V}$
ST $=2 \mathrm{~s}$
$\mathrm{P} 1=0 \mathrm{dBM}$

## PARAMETER MEASUREMENT INFORMATION


$\dagger$ A $50-\Omega$ termination resistor is needed for the network analyzer.
Figure 10. Test Circuit for Off Isolation ( $\mathrm{O}_{\mathrm{IRR}}$ )
Off isolation is measured at the output of the OFF channel. For example, when $\mathrm{V}_{S}=\mathrm{V}_{C C}, \mathrm{~V}_{\mathrm{E}}=0$, and YA is the input, the output is measured at $I \mathrm{~A}_{0}$. All unused analog input ( Y ) ports are left open, and output ( A ) ports are connected to GND through $50-\Omega$ pulldown resistors.

```
HP8753ES setup
    Average = 4
    RBW = 3 kHz
    V BIAS }=0.35\textrm{V
    ST =2 s
    P1 = 0 dBM
```


## PARAMETER MEASUREMENT INFORMATION


†EN is the internal enable signal applied to the switch.
NOTE A: $r_{0 n}(M 1)$ and $r_{o n}(M 2)$ are calculated from the voltage drop and current across the two terminals of $M 1$ and $M 2$, respectively.
Figure 11. Test Circuit for $\mathrm{V}_{\mathrm{O}}$ and $\mathrm{r}_{\mathrm{on}}$


Figure 12. Differential Crosstalk Measurement
Differential crosstalk is a measure of coupling noise between a transmit and receive pair in the LAN application. Differential crosstalk depends on the edge rate, frequency, and load. This is calculated from the equation, $\mathrm{X}_{\text {TALK }}$ (Diff) $\mathrm{db}=20 \log \mathrm{~V}_{\mathrm{O}}\left(\right.$ Diff) $/ \mathrm{V}_{l}($ Diff $)$, where $\mathrm{V}_{\mathrm{O}}\left(\right.$ Diff) is the differential output voltage and $\mathrm{V}_{l}($ Diff $)$ is the differential input voltage.

INSTRUMENTS

## PACKAGING INFORMATION

| Orderable Device | Status <br> (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan <br> (2) | Lead finish/ Ball material <br> (6) | MSL Peak Temp <br> (3) | Op Temp ( ${ }^{\circ} \mathrm{C}$ ) | Device Marking (4/5) | Samples |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TS5L100D | ACTIVE | SOIC | D | 16 | 40 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TS5L100 | Samples |
| TS5L100DBQR | ACTIVE | SSOP | DBQ | 16 | 2500 | RoHS \& Green | NIPDAU | Level-2-260C-1 YEAR | 0 to 70 | TG100 | Samples |
| TS5L100DR | ACTIVE | SOIC | D | 16 | 2500 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TS5L100 | Samples |
| TS5L100PWR | ACTIVE | TSSOP | PW | 20 | 2000 | RoHS \& Green | NIPDAU | Level-1-260C-UNLIM | 0 to 70 | TG100 | Samples |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free"
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the $<=1000$ ppm threshold requirement.
${ }^{(3)}$ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
${ }^{(4)}$ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
${ }^{(5)}$ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a " " will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
${ }^{(6)}$ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


TAPE DIMENSIONS


| A0 | Dimension designed to accommodate the component width |
| :---: | :--- |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

Reel Width (W1)
QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TS5L100DBQR | SSOP | DBQ | 16 | 2500 | 330.0 | 12.5 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TS5L100DR | SOIC | D | 16 | 2500 | 330.0 | 16.4 | 6.5 | 10.3 | 2.1 | 8.0 | 16.0 | Q1 |
| TS5L100PWR | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TS5L100DBQR | SSOP | DBQ | 16 | 2500 | 340.5 | 338.1 | 20.6 |
| TS5L100DR | SOIC | D | 16 | 2500 | 340.5 | 336.1 | 32.0 |
| TS5L100PWR | TSSOP | PW | 20 | 2000 | 356.0 | 356.0 | 35.0 |

## TUBE



- B - Alignment groove width
*All dimensions are nominal

| Device | Package Name | Package Type | Pins | SPQ | $\mathbf{L}(\mathbf{m m})$ | $\mathbf{W}(\mathbf{m m})$ | $\mathbf{T}(\boldsymbol{\mu m})$ | $\mathbf{B}(\mathbf{m m})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TS5L100D | D | SOIC | 16 | 40 | 507 | 8 | 3940 | 4.32 |



## NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MO-137, variation AB.


SOLDER MASK DETAILS

## NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE
BASED ON . 005 INCH [0.127 MM] THICK STENCIL
SCALE:8X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PACKAGE OUTLINE
TSSOP - 1.2 mm max height


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153.


NOTES: (continued)
6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.


SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL SCALE: 10X

NOTES: (continued)
8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

| $P W$ (R-PDSO-G20) | PLASTIC SMALL OUTLINE |
| :---: | :---: |
| Example Board Layout | Based on a stencil thickness of .127 mm (.005inch). |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate design.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

D (R-PDSO-G16)


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $0.006(0,15)$ each side.
D Body width does not include interlead flash. Interlead flash shall not exceed $0.017(0,43)$ each side.
E. Reference JEDEC MS-012 variation AC.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.
These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.
These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other Tl intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for TI products.
TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2023, Texas Instruments Incorporated

