双 5A 高速低侧栅极驱动器

查询样品: **UCC27523, UCC27524, UCC27525, UCC27526**

特性

- 工业标准引脚分配
- 两个独立的栅极驱动通道
- **5A** 峰值驱动源电流和灌电流
- 针对每个输出的独立使能功能
- 与电源电压无关的 **TTL** 和 **CMOS** 兼容逻辑阀值
- 针对高抗扰度的滞后逻辑阀值
- 输入和使能引脚电压电平不受 **VDD** 引脚偏置电源电压限制
- **4.5V** 至 **18V** 单电源范围
- 在 **VDD** 欠压闭锁 **(UVLO)** 期间，输出保持低电平，（以确保加电和断电时的无毛刺脉冲运行）
- 快速传播延迟（典型值 **13ns**）
- 快速上升和下降时间（典型值 **7ns** 和 **6ns**）
- 两通道间典型值为 **1ns** 的延迟匹配时间
- 针对更高的驱动电流，两个输出可以并联
- 当输入悬空时输出保持在低电平
- 环氧树脂双列直插式 **(PDIP)-8**，小外形尺寸集成电路 **(SOIC)-8**，表面贴装小外形尺寸 **(MSOP)-8** 封装 PowerPAD™ 和 **3mm x 3mm** 超薄型小外形尺寸 **(WSON)-8** 封装选项
- **-40°C** 至 **+140°C** 的运行温度范围

应用范围

- 开关模式电源
- 直流 **(DC)** 到 DC 转换器
- 电机控制，太阳能
- 用于诸如 **GaN** 等新上市的宽带隙电源器件的栅极驱动器

说明

UCC2752x 系列器件是双通道、高速、低侧栅极驱动器，此器件能够有效地驱动 MOSFET 和绝缘栅极型功率管 (IGBT) 电源开关。 使用能够从内部大大降低击穿电流的设计，UCC2752x 能够将高达 5A 拉电流和 5A 灌电流的高峰值电流脉传送到电容负载，此器件还具有轨到轨驱动能力和典型值为 13ns 的极小传播延迟。 除此之外，此驱动器特有两个通道间相匹配的内部传播延迟，这一特性使得此驱动器非常适合于诸如同步整流器等对于双栅极驱动有严格计时要求的应用。 这还使得两个通道可以并连，以有效地增加电流驱动能力或者使用一个单一输入信号驱动两个并联在一起的开关。 输入引脚阀值基于 TTL 和 CMOS 兼容低压逻辑，此逻辑是固定的并且与 VDD 电源电压无关。 高低阀值间的宽滞后提供了出色的抗扰度。

产品矩阵

Dual Inverting Inputs — UCC27523

Dual Non-Inverting Inputs — UCC27524

One Inverting and One Non-Inverting Input — UCC27525

Dual Input Configuration — UCC27526

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

版权 © 2011–2013, Texas Instruments Incorporated
English Data Sheet: SLUSAQ3

这些装置包含有限的内置 ESD 保护。

存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

说明（继续）

UCC2752x 系列产品提供了三个标准逻辑选项的组合-双路反相，双路非反相，一路反相和一路非反相驱动器。 UCC27526 特有一个双输入设计，此设计为每个通道提供了反相（IN- 引脚）和非反相（IN+ 引脚）配置的灵活性。 IN+ 或 IN- 引脚中的任何一个控制驱动器输出状态。 未使用的输入引脚可被用于启用和禁用功能。 出于安全的考虑，UCC2752x 系列内所有器件输入引脚上的内部上拉和下拉电阻器可在输入引脚处于悬空条件下时确保输出保持低电平。 为了能够更好地控制驱动器应用的运行，UCC27323，UCC27324 和 UCC27325 均特有一个使能引脚（ENA 和 ENB）。 针对高电平有效逻辑，这些引脚被内部上拉至 VDD 并可针对标准运行而保持断开。

UCC2752x 系列器件采用 SOIC-8(D)，带有外露焊垫的 MSOP-8(DGN) 和带有外露焊垫的 3mm x 3mm WSON-8(DSD) 封装。 UCC27524 也可采用 PDIP-8(P) 封装。 对于 UCC27526，只提供 3mm x 3mm WSON(DSD) 封装。

ORDERING INFORMATION[(1)(2)]

PART NUMBER	PACKAGE	OPERATING TEMPERATURE RANGE, T_A
UCC27523	SOIC 8-Pin (D), MSOP 8-pin (DGN), WSON 8-pin (DSD)	-40°C to 140°C
UCC27524	SOIC 8-Pin (D), MSOP 8-pin (DGN), WSON 8-pin (DSD), PDIP 8-pin (P)	
UCC27525	SOIC 8-Pin (D), MSOP 8-pin (DGN), WSON 8-pin (DSD)	
UCC27526	WSON 8-pin (DSD)	

(1) For the most current package and ordering information, see Package Option Addendum at the end of this document.
(2) All packages use Pb-Free lead finish of Pd-Ni-Au which is compatible with MSL level 1 at 255°C to 260°C peak reflow temperature to be compatible with either lead free or Sn/Pb soldering operations. DSD package is rated MSL level 2.

TOPSIDE MARKING INFORMATION

PART NUMBER WITH PACKAGE DESIGNATOR	TOP MARKINGS
UCC27524D	27524
UCC27524DGN	27524
UCC27524DSD	SBA
UCC27524P	27524
UCC27523D	27523
UCC27523DGN	27523
UCC27523DSD	27523
UCC27525D	27525
UCC27525DGN	27525
UCC27525DSD	27525
UCC27526DSD	SCB

ABSOLUTE MAXIMUM RATINGS[(1)(2)]

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Supply voltage range	VDD	-0.3 to	20.0	V
OUTA, OUTB voltage	DC	-0.3 to	VDD + 0.3	
	Repetitive pulse < 200 ns [(3)]	-2.0 to	VDD + 0.3	
Output continuous source/sink current	I_{OUT_DC}		0.3	A
Output pulsed source/sink current (0.5 µs)	I_{OUT_pulsed}		5	
INA, INB, INA+, INA-, INB+, INB-, ENA, ENB voltage[(4)]		-0.3	20	V
ESD[(5)]	Human body model, HBM		4000	
	Charge device model, CDM		1000	
Operating virtual junction temperature, T_J range		-40	150	°C
Storage temperature range, T_{stg}		-65	150	
Lead temperature	Soldering, 10 sec.		300	
	Reflow		260	

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. See Packaging Section of the datasheet for thermal limitations and considerations of packages.
(3) Values are verified by characterization on bench.
(4) The maximum voltage on the Input and Enable pins is not restricted by the voltage on the VDD pin.
(5) These devices are sensitive to electrostatic discharge; follow proper device handling procedures.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	MIN	TYP	MAX	UNIT
Supply voltage range, VDD	4.5	12	18	V
Operating junction temperature range	-40		140	°C
Input voltage, INA, INB, INA+, INA-, INB+, INB-	0		18	V
Enable voltage, ENA and ENB	0		18	

THERMAL INFORMATION

THERMAL METRIC		UCC27523, UCC27524, UCC27525	UCC27523, UCC27524, UCC27525	UNITS
		SOIC (D)	MSOP (DGN)[1]	
		8 PINS	8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance[2]	130.9	71.8	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance[3]	80.0	65.6	
θ_{JB}	Junction-to-board thermal resistance[4]	71.4	7.4	
ψ_{JT}	Junction-to-top characterization parameter[5]	21.9	7.4	
ψ_{JB}	Junction-to-board characterization parameter[6]	70.9	31.5	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance[7]	n/a	19.6	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
(5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
(6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

THERMAL INFORMATION

THERMAL METRIC		UCC27524	UCC27523, UCC27524, UCC27525, UCC27526	UNITS
		PDIP (P)	WSON (DSD)[1]	
		8 PINS	8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance[2]	62.1	46.7	°C/W
θ_{JCtop}	Junction-to-case (top) thermal resistance[3]	52.7	46.7	
θ_{JB}	Junction-to-board thermal resistance[4]	39.1	22.4	
ψ_{JT}	Junction-to-top characterization parameter[5]	31.0	0.7	
ψ_{JB}	Junction-to-board characterization parameter[6]	39.1	22.6	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance[7]	n/a	9.5	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
(5) The junction-to-top characterization parameter, ψ_{JT}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA}, using a procedure described in JESD51-2a (sections 6 and 7).
(6) The junction-to-board characterization parameter, ψ_{JB}, estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
(7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

ELECTRICAL CHARACTERISTICS

V_{DD} = 12 V, T_A = T_J = -40°C to 140°C, 1-µF capacitor from V_{DD} to GND. Currents are positive into, negative out of the specified terminal (unless otherwise noted,)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNITS
Bias Currents						
$I_{DD(off)}$	Startup current, (based on UCC27524 Input configuration)	VDD = 3.4 V, INA=VDD, INB=VDD	55	110	175	µA
		VDD = 3.4 V, INA=GND, INB=GND	25	75	145	
Under Voltage LockOut (UVLO)						
V_{ON}	Supply start threshold	T_J = 25°C	3.91	4.20	4.50	V
		T_J = -40°C to 140°C	3.70	4.20	4.65	
V_{OFF}	Minimum operating voltage after supply start		3.40	3.90	4.40	
VDD_H	Supply voltage hysteresis		0.20	0.30	0.50	
Inputs (INA, INB, INA+, INA-, INB+, INB-), UCC2752X (D, DGN, DSD)						
V_{IN_H}	Input signal high threshold	Output high for non-inverting input pins Output low for inverting input pins	1.9	2.1	2.3	V
V_{IN_L}	Input signal low threshold	Output low for non-inverting input pins Output high for inverting input pins	1.0	1.2	1.4	
V_{IN_HYS}	Input hysteresis		0.70	0.90	1.10	
INPUTS (INA, INB, INA+, INA-, INB+, INB-) UCC27524P ONLY						
V_{IN_H}	Input signal high threshold	Output high for non-inverting input pins Output low for inverting input pins			2.3	V
V_{IN_L}	Input signal low threshold	Output low for non-inverting input pins Output high for inverting input pins	1.0			
V_{IN_HYS}	Input hysteresis			0.9		
Enable (ENA, ENB) UCC2752X (D, DGN, DSD)						
V_{EN_H}	Enable signal high threshold	Output enabled	1.9	2.1	2.3	V
V_{EN_L}	Enable signal low threshold	Output disabled	0.95	1.15	1.35	
V_{EN_HYS}	Enable hysteresis		0.70	0.95	1.10	
ENABLE (ENA, ENB) UCC27524P ONLY						
V_{EN_H}	Enable signal high threshold	Output enabled			2.3	V
V_{EN_L}	Enable signal low threshold	Output disabled	0.95			
V_{EN_HYS}	Enable hysteresis			0.95		
Outputs (OUTA, OUTB)						
$I_{SNK/SRC}$	Sink/source peak current[1]	C_{LOAD} = 0.22 µF, F_{SW} = 1 kHz		±5		A
V_{DD}-V_{OH}	High output voltage	I_{OUT} = -10 mA			0.075	V
V_{OL}	Low output voltage	I_{OUT} = 10 mA			0.01	
R_{OH}	Output pullup resistance[2]	I_{OUT} = -10 mA	2.5	5	7.5	Ω
R_{OL}	Output pulldown resistance	I_{OUT} = 10 mA	0.15	0.5	1	Ω
Switching Time						

(1) Ensured by design.
(2) R_{OH} represents on-resistance of only the P-Channel MOSFET device in pullup structure of UCC2752X output stage.

ELECTRICAL CHARACTERISTICS (continued)

V_{DD} = 12 V, T_A = T_J = -40°C to 140°C, 1-µF capacitor from V_{DD} to GND. Currents are positive into, negative out of the specified terminal (unless otherwise noted,)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNITS
t_R	Rise time [3]	C_{LOAD} = 1.8 nF		7	18	
t_F	Fall time [3]	C_{LOAD} = 1.8 nF		6	10	
t_M	Delay matching between 2 channels	INA = INB, OUTA and OUTB at 50% transition point		1	4	
t_{PW}	Minimum input pulse width that changes the output state			15	25	ns
t_{D1}, t_{D2}	Input to output propagation delay [3]	C_{LOAD} = 1.8 nF, 5-V input pulse	6	13	23	
t_{D3}, t_{D4}	EN to output propagation delay [3]	C_{LOAD} = 1.8 nF, 5-V enable pulse	6	13	23	

(3)   See timing diagrams in Figure 1, Figure 2, Figure 3 and Figure 4

Timing Diagrams

**Figure 1. Enable Function
(For Non-Inverting Input Driver Operation)**

**Figure 2. Enable Function
(For Inverting Input Driver Operation)**


Figure 3. Non-Inverting Input Driver Operation

Figure 4. Inverting Input Driver Operation

DEVICE INFORMATION

**UCC27523,4,5(D,DGN) &
UCC27524P
(TOP VIEW)**

**UCC2752(3,4,5)DSD
(TOP VIEW)**

**UCC27526 DSD
(TOP VIEW)**

Figure 5.

TERMINAL FUNCTIONS (UCC27523 / UCC27524 / UCC27525)

TERMINAL		I/O	FUNCTION
NUMBER	NAME		
1	ENA	I	**Enable input for Channel A:** ENA biased LOW Disables Channel A output regardless of INA state, ENA biased HIGH or floating Enables Channel A output, ENA allowed to float hence the pin-to-pin compatibility with UCC2732X N/C pin.
2	INA	I	**Input to Channel A:** Inverting Input in UCC27523, Non-Inverting Input in UCC27524, Inverting Input in UCC27525, OUTA held LOW if INA is unbiased or floating.
3	GND	-	**Ground:** All signals referenced to this pin.
4	INB	I	**Input to Channel B:** Inverting Input in UCC27523, Non-Inverting Input in UCC27524, Non-Inverting Input in UCC27525, OUTB held LOW if INB is unbiased or floating.
5	OUTB	O	**Output of Channel B**
6	VDD	I	**Bias supply input**
7	OUTA	O	**Output of Channel A**
8	ENB	I	**Enable input for Channel B:** ENB biased LOW Disables Channel B output regardless of INB state, ENB biased HIGH or floating Enables Channel B output, ENB allowed to float hence the pin-to-pin compatibility with UCC2732X N/C pin.

TERMINAL FUNCTIONS (UCC27526)

TERMINAL		I/O	FUNCTION
NUMBER	NAME		
1	INA-	I	**Inverting Input to Channel A:** When Channel A is used in Non-Inverting configuration, connect INA- to GND in order to Enable Channel A output, OUTA held LOW if INA- is unbiased or floating.
2	INB-	I	**Inverting Input to Channel B:** When Channel B is used in Non-Inverting configuration, connect INB- to GND in order to Enable Channel B output, OUTB held LOW if INB- is unbiased or floating.
3	GND	-	**Ground:** All signals referenced to this pin.
4	OUTB	I	**Output of Channel B**
5	VDD	O	**Bias Supply Input**
6	OUTA	I	**Output of Channel A**
7	INB+	O	**Non-Inverting Input to Channel B:** When Channel B is used in Inverting configuration, connect INB+ to VDD in order to Enable Channel B output, OUTB held LOW if INB+ is unbiased or floating.
8	INA+	I	**Non-Inverting Input to Channel A:** When Channel A is used in Inverting configuration, connect INA+ to VDD in order to Enable Channel A output, OUTA held LOW if INA+ is unbiased or floating.

Table 1. Device Logic Table (UCC27523/UCC27524/UCC27525)

				UCC27523		UCC27524		UCC27525	
ENA	**ENB**	**INA**	**INB**	**OUTA**	**OUTB**	**OUTA**	**OUTB**	**OUTA**	**OUTB**
H	H	L	L	H	H	L	L	H	L
H	H	L	H	H	L	L	H	H	H
H	H	H	L	L	H	H	L	L	L
H	H	H	H	L	L	H	H	L	H
L	L	Any	Any	L	L	L	L	L	L
Any	Any	x[1]	x[1]	L	L	L	L	L	L
x[1]	x[1]	L	L	H	H	L	L	H	L
x[1]	x[1]	L	H	H	L	L	H	H	H
x[1]	x[1]	H	L	L	H	H	L	L	L
x[1]	x[1]	H	H	L	L	H	H	L	H

(1) Floating condition.

Table 2. Device Logic Table (UCC27526)

INx+ (x = A or B)	INx- (x = A or B)	OUTx (x = A or B)
L	L	L
L	H	L
H	L	H
H	H	L
x[1]	Any	L
Any	x[1]	L

(1) x = Floating condition.

Functional Block Diagrams

Figure 6. UCC27523 Block Diagram

Figure 7. UCC27524 Block Diagram

Figure 8. UCC27525 Block Diagram

Figure 9. UCC27526 Block Diagram

TYPICAL CHARACTERISTICS

**START-UP CURRENT**
vs
TEMPERATURE

Figure 10.

OPERATING SUPPLY CURRENT
vs
TEMPERATURE (Outputs switching)

Figure 11.

SUPPLY CURRENT
vs
TEMPERATURE (Outputs in DC on/off condition)

Figure 12.

UVLO THRESHOLD
vs
TEMPERATURE

Figure 13.

INPUT THRESHOLD
vs
TEMPERATURE

Figure 14.

ENABLE THRESHOLD
vs
TEMPERATURE

Figure 15.

TYPICAL CHARACTERISTICS (continued)

OUTPUT PULLUP RESISTANCE vs TEMPERATURE

V_{DD} = 12 V
I_{OUT} = −10 mA

Figure 16.

OUTPUT PULLDOWN RESISTANCE vs TEMPERATURE

V_{DD} = 12 V
I_{OUT} = 10 mA

Figure 17.

RISE TIME vs TEMPERATURE

V_{DD} = 12 V
C_{LOAD} = 1.8 nF

Figure 18.

FALL TIME vs TEMPERATURE

V_{DD} = 12 V
C_{LOAD} = 1.8 nF

Figure 19.

INPUT TO OUTPUT PROPAGATION DELAY vs TEMPERATURE

Turn−on
Turn−off

V_{DD} = 12 V
C_{LOAD} = 1.8 nF

Figure 20.

EN TO OUTPUT PROPAGATION DELAY vs TEMPERATURE

EN to Output High
EN to Output Low

V_{DD} = 12 V
C_{LOAD} = 1.8 nF

Figure 21.

TYPICAL CHARACTERISTICS (continued)

OPERATING SUPPLY CURRENT
vs
FREQUENCY

Figure 22.

PROPAGATION DELAYS
vs
SUPPLY VOLTAGE

Figure 23.

RISE TIME
vs
SUPPLY VOLTAGE

Figure 24.

FALL TIME
vs
SUPPLY VOLTAGE

Figure 25.

ENABLE THRESHOLD
vs
TEMPERATURE

Figure 26.

APPLICATION INFORMATION

High-current gate-driver devices are required in switching power applications for a variety of reasons. In order to effect fast switching of power devices and reduce associated switching-power losses, a powerful gate-driver device employs between the PWM output of control devices and the gates of the power semiconductor devices. Further, gate-driver devices are indispensable when having the PWM controller device directly drive the gates of the switching devices is sometimes not feasible. With advent of digital power, this situation is often encountered because the PWM signal from the digital controller is often a 3.3-V logic signal which is not capable of effectively turning on a power switch. A level-shifting circuitry is needed to boost the 3.3-V signal to the gate-drive voltage (such as 12 V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer-drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter-follower configurations, prove inadequate with digital power because they lack level-shifting capability. Gate-driver devices effectively combine both the level-shifting and buffer-drive functions. Gate-driver devices also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power-device gates, reducing power dissipationx and thermal stress in controller devices by moving gate-charge power losses into the controller. Finally, emerging wide band-gap power-device technologies such as GaN based switches, which are capable of supporting very high switching frequency operation, are driving special requirements in terms of gate-drive capability. These requirements include operation at low VDD voltages (5 V or lower), low propagation delays, tight delay matching and availability in compact, low-inductance packages with good thermal capability. In summary gate-driver devices are an extremely important component in switching power combining benefits of high-performance, low-cost, component-count, board-space reduction and simplified system design.

**Figure 27. UCC2752x Typical Application Diagram (x = 3, 4 Or 5)**

Figure 28. UCC27526 Channel A in Inverting And Channel B In Non-Inverting Configuration, (Enable Function Not Used)

Figure 29. UCC27526 Channel A in Inverting And Channel B In Non-Inverting Configuration, (Enable Function Implemented)

Introduction

The UCC2752x family of products represent Texas Instruments' latest generation of dual-channel low-side high-speed gate-driver devices featuring 5-A source/sink current capability, industry best-in-class switching characteristics and a host of other features listed in Table 3 all of which combine to ensure efficient, robust and reliable operation in high-frequency switching power circuits.

Table 3. UCC2752x Family of Features and Benefits

FEATURE	BENEFIT
Best-in-class 13-ns (typ) propagation delay	Extremely low-pulse transmission distortion
1-ns (typ) delay matching between channels	Ease of paralleling outputs for higher (2 times) current capability, ease of driving parallel-power switches
Expanded VDD Operating range of 4.5 to 18 V	Flexibility in system design
Expanded operating temperature range of –40°C to +140°C (See ELECTRICAL CHARACTERISTICS table)	
VDD UVLO Protection	Outputs are held Low in UVLO condition, which ensures predictable, glitch-free operation at power-up and power-down
Outputs held Low when input pins (INx) in floating condition	Safety feature, especially useful in passing abnormal condition tests during safety certification
Outputs enable when enable pins (ENx) in floating condition	Pin-to-pin compatibility with UCC2732X family of products from TI, in designs where pin #1, 8 are in floating condition
CMOS/TTL compatible input and enable threshold with wide hysteresis	Enhanced noise immunity, while retaining compatibility with microcontroller logic level input signals (3.3V, 5V) optimized for digital power
Ability of input and enable pins to handle voltage levels not restricted by VDD pin bias voltage	System simplification, especially related to auxiliary bias supply architecture

VDD and Under Voltage Lockout

The UCC2752x devices have internal undervoltage-lockout (UVLO) protection feature on the VDD pin supply circuit blocks. When VDD is rising and the level is still below UVLO threshold, this circuit holds the output LOW, regardless of the status of the inputs. The UVLO is typically 4.25 V with 350-mV typical hysteresis. This hysteresis prevents chatter when low VDD supply voltages have noise from the power supply and also when there are droops in the VDD bias voltage when the system commences switching and there is a sudden increase in I_{DD}. The capability to operate at low voltage levels such as below 5 V, along with best in class switching characteristics, is especially suited for driving emerging GaN power semiconductor devices.

For example, at power up, the UCC2752x driver-device output remains LOW until the V_{DD} voltage reaches the UVLO threshold if Enable pin is active or floating. The magnitude of the OUT signal rises with V_{DD} until steady-state V_{DD} is reached. The non-inverting operation in Figure 30 shows that the output remains LOW until the UVLO threshold is reached, and then the output is in-phase with the input. The inverting operation in Figure 31 shows that the output remains LOW until the UVLO threshold is reached, and then the output is out-phase with the input. With UCC27526 the output turns to high-state only if INX+ is high and INX– is low after the UVLO threshold is reached.

Because the device draws current from the VDD pin to bias all internal circuits, for the best high-speed circuit performance, two VDD bypass capacitors are recommended to prevent noise problems. The use of surface mount components is highly recommended. A 0.1-µF ceramic capacitor must be located as close as possible to the VDD to GND pins of the gate-driver device. In addition, a larger capacitor (such as 1-µF) with relatively low ESR must be connected in parallel and close proximity, in order to help deliver the high-current peaks required by the load. The parallel combination of capacitors presents a low impedance characteristic for the expected current levels and switching frequencies in the application.


Figure 30. Power-Up Non-Inverting Driver

Figure 31. Power-Up Inverting Driver

Operating Supply Current

The UCC2752x products feature very low quiescent I_{DD} currents. The typical operating-supply current in UVLO state and fully-on state (under static and switching conditions) are summarized in Figure 10, Figure 11 and Figure 12. The I_{DD} current when the device is fully on and outputs are in a static state (DC high or DC low, refer Figure 11) represents lowest quiescent I_{DD} current when all the internal logic circuits of the device are fully operational. The total supply current is the sum of the quiescent I_{DD} current, the average I_{OUT} current due to switching and finally any current related to pullup resistors on the enable pins and inverting input pins. For example when the inverting Input pins are pulled low additional current is drawn from VDD supply through the pullup resistors (refer to Figure 6 though Figure 9). Knowing the operating frequency (f_{SW}) and the MOSFET gate (Q_G) charge at the drive voltage being used, the average I_{OUT} current can be calculated as product of Q_G and f_{SW}.

A complete characterization of the I_{DD} current as a function of switching frequency at different V_{DD} bias voltages under 1.8-nF switching load in both channels is provided in Figure 22. The strikingly linear variation and close correlation with theoretical value of average I_{OUT} indicates negligible shoot-through inside the gate-driver device attesting to its high-speed characteristics.

Input Stage

The input pins of UCC2752x gate-driver devices are based on a TTL and CMOS compatible input-threshold logic that is independent of the VDD supply voltage. With typically high threshold = 2.1 V and typically low threshold = 1.2 V, the logic level thresholds are conveniently driven with PWM control signals derived from 3.3-V and 5-V digital power-controller devices. Wider hysteresis (typ 0.9 V) offers enhanced noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V. UCC2752x devices also feature tight control of the input pin threshold voltage levels which eases system design considerations and ensures stable operation across temperature (refer to Figure 14). The very low input capacitance on these pins reduces loading and increases switching speed.

The UCC2752x devices feature an important safety feature wherein, whenever any of the input pins is in a floating condition, the output of the respective channel is held in the low state. This is achieved using V_{DD} pullup resistors on all the Inverting inputs (INA, INB in UCC27523, INA in UCC27525 and INA-, INB- in UCC27526) or GND pulldown resistors on all the non-inverting input pins (INA, INB in UCC27524, INB in UCC27525 and INA+, INB+ in UCC27526), as shown in the device block diagrams.

While UCC27523/4/5 devices feature one input pin per channel, the UCC27526 features a dual input configuration with two input pins available to control the output state of each channel. With the UCC27526 device the user has the flexibility to drive each channel using either a non-inverting input pin (INx+) or an inverting input pin (INx-). The state of the output pin is dependent on the bias on both the INx+ and INx- pins (where x = A, B). Once an Input pin is chosen to drive a channel, the other input pin of that channel (the unused input pin) must be properly biased in order to enable the output of the channel. The unused input pin cannot remain in a floating condition because, as mentioned earlier, whenever any input pin is left in a floating condition, the output of that channel is disabled using the internal pullup or pulldown resistors for safety purposes. Alternatively, the unused input pin is used effectively to implement an enable/disable function, as explained below.

- In order to drive the channel x (x = A or B) in a non-inverting configuration, apply the PWM control input signal to INx+ pin. In this case, the unused input pin, INx-, must be biased low (eg. tied to GND) in order to enable the output of this channel.
  - Alternately, the INx- pin can be used to implement the enable/disable function using an external logic signal. OUTx is disabled when INx- is biased High and OUTx is enabled when INX- is biased low.
- In order to drive the channel x (x = A or B) in an Inverting configuration, apply the PWM control input signal to INX- pin. In this case, the unused input pin, INX+, must be biased high (eg. tied to VDD) in order to enable the output of the channel.
  - Alternately, the INX+ pin can be used to implement the enable/disable function using an external logic signal. OUTX is disabled when INX+ is biased low and OUTX is enabled when INX+ is biased high.
- Finally, it is worth noting that the UCC27526 output pin can be driven into high state only when INx+ pin is biased high and INx- input is biased low.

Refer to the input/output logic truth table and typical application diagram, (Figure 28 and Figure 29), for additional clarification.

The input stage of each driver is driven by a signal with a short rise or fall time. This condition is satisfied in typical power supply applications, where the input signals are provided by a PWM controller or logic gates with fast transition times (<200 ns) with a slow changing input voltage, the output of the driver may switch repeatedly at a high frequency. While the wide hysteresis offered in UCC2752x definitely alleviates this concern over most other TTL input threshold devices, extra care is necessary in these implementations. If limiting the rise or fall times to the power device is the primary goal, then an external resistance is highly recommended between the output of the driver and the power device. This external resistor has the additional benefit of reducing part of the gate-charge related power dissipation in the gate driver device package and transferring it into the external resistor itself.

Enable Function

The enable function is an extremely beneficial feature in gate-driver devices especially for certain applications such as synchronous rectification where the driver outputs disable in light-load conditions to prevent negative current circulation and to improve light-load efficiency.

UCC27523/4/5 devices are provided with independent enable pins ENx for exclusive control of each driver-channel operation. The enable pins are based on a non-inverting configuration (active-high operation). Thus when ENx pins are driven high the drivers are enabled and when ENx pins are driven low the drivers are disabled. Like the input pins, the enable pins are also based on a TTL and CMOS compatible input-threshold logic that is independent of the supply voltage and are effectively controlled using logic signals from 3.3-V and 5-V microcontrollers. The UCC2752X devices also feature tight control of the Enable-function threshold-voltage levels which eases system design considerations and ensures stable operation across temperature (refer to Figure 15). The ENx pins are internally pulled up to VDD using pullup resistors as a result of which the outputs of the device are enabled in the default state. Hence the ENx pins are left floating or Not Connected (N/C) for standard operation, where the enable feature is not needed. Essentially, this floating allows the UCC27523/4/5 devices to be pin-to-pin compatible with TI's previous generation drivers UCC27323/4/5 respectively, where pins #1, 8 are N/C pins. If the channel A and Channel B inputs and outputs are connected in parallel to increase the driver current capacity, ENA and ENB are connected and driven together.

The UCC27526 device does not feature dedicated enable pins. However, as mentioned earlier, an enable/disable function is easily implemented in UCC27526 using the unused input pin. When INx+ is pulled-down to GND or INx- is pulled-down to VDD, the output is disabled. Thus INx+ pin is used like an enable pin that is based on active high logic, while INx- is used like an enable pin that is based on active low logic.Note that while the ENA, ENB pins in UCC27523/4/5 are allowed to be in floating condition during standard operation and the outputs will be enabled, the INx+, INx- pins in UCC27526 are not allowed to be floating because this will disable the outputs.

Output Stage

The UCC2752x device output stage features a unique architecture on the pullup structure which delivers the highest peak-source current when it is most needed during the Miller plateau region of the power-switch turnon transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pullup structure features a P-Channel MOSFET and an additional N-Channel MOSFET in parallel. The function of the N-Channel MOSFET is to provide a brief boost in the peak sourcing current enabling fast turnon. This is accomplished by briefly turning-on the N-Channel MOSFET during a narrow instant when the output is changing state from Low to High.


Figure 32. UCC2752X Gate Driver Output Structure

The R_{OH} parameter (see ELECTRICAL CHARACTERISTICS) is a DC measurement and it is representative of the on-resistance of the P-Channel device only. This is because the N-Channel device is held in the off state in DC condition and is turned-on only for a narrow instant when output changes state from low to high. Note that effective resistance of UCC2752x pullup stage during the turnon instant is much lower than what is represented by R_{OH} parameter.

The pulldown structure in UCC2752x is simply composed of a N-Channel MOSFET. The R_{OL} parameter (see ELECTRICAL CHARACTERISTICS), which is also a DC measurement, is representative of the impedance of the pulldown stage in the device. In UCC2752x, the effective resistance of the hybrid pullup structure during turnon is estimated to be approximately 1.5 × R_{OL}, estimated based on design considerations.

Each output stage in UCC2752x is capable of supplying 5-A peak source and 5-A peak sink current pulses. The output voltage swings between VDD and GND providing rail-to-rail operation, thanks to the MOS-output stage which delivers very low drop-out. The presence of the MOSFET-body diodes also offers low impedance to switching overshoots and undershoots which means that in many cases, external Schottky-diode clamps may be eliminated. The outputs of these drivers are designed to withstand 500-mA reverse current without either damage to the device or logic malfunction.

The UCC2752x devices are particularly suited for dual-polarity, symmetrical drive-gate transformer applications where the primary winding of transformer driven by OUTA and OUTB, with inputs INA and INB being driven complementary to each other. This situation is due to the extremely low drop-out offered by the MOS output stage of these devices, both during high (V_{OH}) and low (V_{OL}) states along with the low impedance of the driver output stage, all of which allow alleviate concerns regarding transformer demagnetization and flux imbalance. The low propagation delays also ensure accurate reset for high-frequency applications.

For applications that have zero voltage switching during power MOSFET turnon or turnoff interval, the driver supplies high-peak current for fast switching even though the miller plateau is not present. This situation often occurs in synchronous rectifier applications because the body diode is generally conducting before power MOSFET is switched on.

Low Propagation Delays and Tightly Matched Outputs

The UCC2752x driver devices feature a best in class, 13-ns (typical) propagation delay between input and output which goes to offer the lowest level of pulse-transmission distortion available in the industry for high frequency switching applications. For example in synchronous rectifier applications, the SR MOSFETs are driven with very low distortion when a single driver device is used to drive both the SR MOSFETs. Further, the driver devices also feature an extremely accurate, 1-ns (typ) matched internal-propagation delays between the two channels which is beneficial for applications requiring dual gate drives with critical timing. For example in a PFC application, a pair of paralleled MOSFETs may be driven independently using each output channel, which the inputs of both channels are driven by a common control signal from the PFC controller device. In this case the 1ns delay matching ensures that the paralleled MOSFETs are driven in a simultaneous fashion with the minimum of turnon delay difference. Yet another benefit of the tight matching between the two channels is that the two channels are connected together to effectively increase current drive capability, for example A and B channels may be combined into a single driver by connecting the INA and INB inputs together and the OUTA and OUTB outputs together. Then, a single signal controls the paralleled combination.

Caution must be exercised when directly connecting OUTA and OUTB pins together because there is the possibility that any delay between the two channels during turnon or turnoff may result in shoot-through current conduction as shown in Figure 33. While the two channels are inherently very well matched (4-ns Max propagation delay), note that there may be differences in the input threshold voltage level between the two channels which causes the delay between the two outputs especially when slow dV/dt input signals are employed. The following guidelines are recommended whenever the two driver channels are paralleled using direct connections between OUTA and OUTB along with INA and INB:

- Use very fast dV/dt input signals (20 V/µs or greater) on INA and INB pins to minimize impact of differences in input thresholds causing delays between the channels.
- INA and INB connections must be made as close to the device pins as possible.

Wherever possible, a safe practice would be to add an option in the design to have gate resistors in series with OUTA and OUTB. This allows the option to use 0-Ω resistors for paralleling outputs directly or to add appropriate series resistances to limit shoot-through current, should it become necessary.

Figure 33. Slow Input Signal May Cause Shoot-Through Between Channels During Paralleling (Recommended dV/dt Is 20 V/µs Or Higher)

UCC27523, UCC27524, UCC27525, UCC27526

ZHCS502F –NOVEMBER 2011–REVISED MAY 2013

www.ti.com.cn

Figure 34. Turnon Propagation Delay
(C_L = 1.8 nF, VDD = 12 V)

Figure 35. Turnon Rise Time
(C_L = 1.8 nF, VDD = 12 V)

Figure 36. . TurnOff Propagation Delay
(C_L = 1.8 nF, VDD = 12 V)

Figure 37. TurnOff Fall Time
(C_L = 1.8 nF, VDD = 12 V)

Drive Current and Power Dissipation

The UCC27523/4/5/6 family of drivers are capable of delivering 5-A of current to a MOSFET gate for a period of several-hundred nanoseconds at VDD = 12 V. High peak current is required to turn the device ON quickly. Then, to turn the device OFF, the driver is required to sink a similar amount of current to ground which repeats at the operating frequency of the power device. The power dissipated in the gate driver device package depends on the following factors:

- Gate charge required of the power MOSFET (usually a function of the drive voltage V_{GS}, which is very close to input bias supply voltage V_{DD} due to low V_{OH} drop-out)
- Switching frequency
- Use of external gate resistors

Because UCC2752x features very low quiescent currents and internal logic to eliminate any shoot-through in the output driver stage, their effect on the power dissipation within the gate driver can be safely assumed to be negligible.

When a driver device is tested with a discrete, capacitive load calculating the power that is required from the bias supply is fairly simple. The energy that must be transferred from the bias supply to charge the capacitor is given by Equation 1.

$$E_G = \frac{1}{2} C_{LOAD} V_{DD}{}^2$$

(1)

where is load capacitor and is bias voltage feeding the driver.

There is an equal amount of energy dissipated when the capacitor is charged. This leads to a total power loss given by Equation 2.

$$P_G = C_{LOAD} V_{DD}{}^2 f_{SW}$$

where

- f_{SW} is the switching frequency

(2)

With V_{DD} = 12 V, C_{LOAD} = 10 nF and f_{SW} = 300 kHz the power loss is calculated as (see Equation 3):

$$P_G = 10\,nF \times 12\,V^2 \times 300\,kHz = 0.432\,W$$

(3)

The switching load presented by a power MOSFET is converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications that provide the typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Q_g, the power that must be dissipated when charging a capacitor is determined which by using the equivalence $Q_g = C_{LOAD}V_{DD}$ to provide Equation 4 for power:

$$P_G = C_{LOAD}V_{DD}{}^2 f_{SW} = Q_g V_{DD} f_{SW}$$

(4)

Assuming that UCC2752x is driving power MOSFET with 60 nC of gate charge (Q_g = 60 nC at V_{DD} = 12 V) on each output, the gate charge related power loss is calculated as (see Equation 5):

$$P_G = 2 \times 60\,nC \times 12\,V \times 300\,kHz = 0.432\,W$$

(5)

This power PG is dissipated in the resistive elements of the circuit when the MOSFET turns on or turns off. Half of the total power is dissipated when the load capacitor is charged during turnon, and the other half is dissipated when the load capacitor is discharged during turnoff. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the use of external gate drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor in accordance to the ratio of the resistances (more power dissipated in the higher resistance component). Based on this simplified analysis, the driver power dissipation during switching is calculated as follows (see Equation 6):

$$P_{SW} = 0.5 \times Q_G \times VDD \times f_{SW} \times \left(\frac{R_{OFF}}{R_{OFF} + R_{GATE}} + \frac{R_{ON}}{R_{ON} + R_{GATE}} \right)$$

where

- $R_{OFF} = R_{OL}$
- R_{ON} (effective resistance of pullup structure) = 1.5 x R_{OL}

(6)

In addition to the above gate-charge related power dissipation, additional dissipation in the driver is related to the power associated with the quiescent bias current consumed by the device to bias all internal circuits such as input stage (with pullup and pulldown resistors), enable, and UVLO sections. As shown in Figure 11, the quiescent current is less than 0.6 mA even in the highest case. The quiescent power dissipation is calculated easily with Equation 7.

$$P_Q = I_{DD}V_{DD}$$

(7)

Assuming , I_{DD} = 6 mA, the power loss is:

$$P_Q = 0.6\,mA \times 12\,V = 7.2\,mW$$

(8)

Clearly, this power loss is insignificant compared to gate charge related power dissipation calculated earlier.

With a 12-V supply, the bias current is estimated as follows, with an additional 0.6-mA overhead for the quiescent consumption:

$$I_{DD} \sim \frac{P_G}{V_{DD}} = \frac{0.432\,W}{12\,V} = 0.036\,A$$

(9)

Thermal Information

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the device package. In order for a gate driver device to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The UCC27523/4/5/6 family of drivers is available in four different packages to cover a range of application requirements. The thermal metrics for each of these packages are summarized in the Thermal Information section of the datasheet. For detailed information regarding the thermal information table, please refer to Application Note from Texas Instruments entitled, *IC Package Thermal Metrics* (SPRA953).

Among the different package options available in the UCC2752x family, of particular mention are the DSD & DGN packages when it comes to power dissipation capability. The MSOP PowerPAD-8 (DGN) package and 3-mm × 3-mm WSON (DSD) package offer a means of removing the heat from the semiconductor junction through the bottom of the package. Both these packages offer an exposed thermal pad at the base of the package. This pad is soldered to the copper on the printed circuit board directly underneath the device package, reducing the thermal resistance to a very low value. This allows a significant improvement in heat-sinking over that available in the D or P packages. The printed circuit board must be designed with thermal lands and thermal vias to complete the heat removal subsystem. Note that the exposed pads in the MSOP-8 (PowerPAD) and WSON-8 packages are not directly connected to any leads of the package, however, it is electrically and thermally connected to the substrate of the device which is the ground of the device. TI recommends to externally connect the exposed pads to GND in PCB layout for better EMI immunity.

PCB Layout

Proper PCB layout is extremely important in a high-current fast-switching circuit to provide appropriate device operation and design robustness. The UCC27523/4/5/6 family of gate drivers incorporates short propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of power MOSFET to facilitate voltage transitions very quickly. At higher VDD voltages, the peak current capability is even higher (5-A peak current is at VDD = 12 V). Very high di/dt causes unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are strongly recommended when designing with these high-speed drivers.

- Locate the driver device as close as possible to power device in order to minimize the length of high-current traces between the Output pins and the Gate of the power device.
- Locate the VDD bypass capacitors between VDD and GND as close as possible to the driver with minimal trace length to improve the noise filtering. These capacitors support high peak current being drawn from VDD during turnon of power MOSFET. The use of low inductance SMD components such as chip resistors and chip capacitors is highly recommended.
- The turnon and turnoff current loop paths (driver device, power MOSFET and VDD bypass capacitor) should be minimized as much as possible in order to keep the stray inductance to a minimum. High dI/dt is established in these loops at 2 instances during turnon and turnoff transients, which will induce significant voltage transients on the output pin of the driver device and Gate of the power MOSFET.
- Wherever possible, parallel the source and return traces, taking advantage of flux cancellation
- Separate power traces and signal traces, such as output and input signals.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of the driver is connected to the other circuit nodes such as source of power MOSFET and ground of PWM controller at one, single point. The connected paths must be as short as possible to reduce inductance and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT may corrupt the input signals during transition. The ground plane must not be a conduction path for any current loop. Instead the ground plane must be connected to the star-point with one single trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well
- In noisy environments, tiying inputs of an unused channel of UCC27526 to VDD (in case of INx+) or GND (in case of INX-) using short traces in order to ensure that the output is enabled and to prevent noise from causing malfunction in the output may be necessary.
- Exercise caution when replacing the UCC2732x/UCC2742x devices with the UCC2752x:
    - UCC2752x is a much stronger gate driver (5-A peak current versus 4-A peak current).
    - UCC2752x is a much faster gate driver (13-ns/13-ns rise/fall propagation delay versus 25-ns/35-ns rise/fall propagation delay).

REVISION HISTORY

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC27523D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	27523	Samples
UCC27523DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27523	Samples
UCC27523DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27523	Samples
UCC27523DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	27523	Samples
UCC27523DSDR	ACTIVE	SON	DSD	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 140	27523	Samples
UCC27523DSDT	ACTIVE	SON	DSD	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 140	27523	Samples
UCC27524D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	27524	Samples
UCC27524DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27524	Samples
UCC27524DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27524	Samples
UCC27524DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	27524	Samples
UCC27524DSDR	ACTIVE	SON	DSD	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 140	SBA	Samples
UCC27524DSDT	ACTIVE	SON	DSD	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 140	SBA	Samples
UCC27524P	ACTIVE	PDIP	P	8	50	RoHS & Green	NIPDAU	N / A for Pkg Type	-40 to 140	27524	Samples
UCC27525D	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	27525	Samples
UCC27525DGN	ACTIVE	HVSSOP	DGN	8	80	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27525	Samples
UCC27525DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 140	27525	Samples
UCC27525DR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 140	27525	Samples
UCC27525DSDR	ACTIVE	SON	DSD	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 140	27525	Samples
UCC27525DSDT	ACTIVE	SON	DSD	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 140	27525	Samples
UCC27526DSDR	ACTIVE	SON	DSD	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 140	SCB	Samples

TEXAS INSTRUMENTS

www.ti.com

10-Dec-2020

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
UCC27526DSDT	ACTIVE	SON	DSD	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 140	SCB	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27523DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC27523DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27523DSDR	SON	DSD	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27523DSDR	SON	DSD	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27523DSDT	SON	DSD	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27523DSDT	SON	DSD	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27524DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC27524DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27524DSDR	SON	DSD	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27524DSDT	SON	DSD	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27525DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
UCC27525DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC27525DSDT	SON	DSD	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27526DSDR	SON	DSD	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27526DSDR	SON	DSD	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27523DGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
UCC27523DR	SOIC	D	8	2500	356.0	356.0	35.0
UCC27523DSDR	SON	DSD	8	3000	367.0	367.0	35.0
UCC27523DSDR	SON	DSD	8	3000	346.0	346.0	33.0
UCC27523DSDT	SON	DSD	8	250	210.0	185.0	35.0
UCC27523DSDT	SON	DSD	8	250	210.0	185.0	35.0
UCC27524DGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
UCC27524DR	SOIC	D	8	2500	356.0	356.0	35.0
UCC27524DSDR	SON	DSD	8	3000	346.0	346.0	33.0
UCC27524DSDT	SON	DSD	8	250	210.0	185.0	35.0
UCC27525DGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
UCC27525DR	SOIC	D	8	2500	356.0	356.0	35.0
UCC27525DSDT	SON	DSD	8	250	210.0	185.0	35.0
UCC27526DSDR	SON	DSD	8	3000	367.0	367.0	35.0
UCC27526DSDR	SON	DSD	8	3000	346.0	346.0	33.0

PACKAGE MATERIALS INFORMATION

TUBE

T - Tube height

L - Tube length

W - Tube width

B - Alignment groove width

*All dimensions are nominal

| Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
UCC27523D	D	SOIC	8	75	506.6	8	3940	4.32
UCC27523DGN	DGN	HVSSOP	8	80	330	6.55	500	2.88
UCC27524D	D	SOIC	8	75	506.6	8	3940	4.32
UCC27524DGN	DGN	HVSSOP	8	80	330	6.55	500	2.88
UCC27524P	P	PDIP	8	50	506	13.97	11230	4.32
UCC27525D	D	SOIC	8	75	506.6	8	3940	4.32
UCC27525DGN	DGN	HVSSOP	8	80	330	6.55	500	2.88

DSD 8

3 X 3, 0.8 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4227007/A

DSD (S−PWSON−N8)   PLASTIC SMALL OUTLINE NO−LEAD

$\frac{3,15}{2,85}$

$\frac{3,15}{2,85}$

PIN 1 INDEX AREA
TOP AND BOTTOM

$\frac{0,80}{0,70}$

0,20 REF.

SEATING PLANE

⌒ 0,08

$\frac{0,05}{0,00}$

8X $\frac{0,50}{0,30}$

0,65

1   4

THERMAL PAD

SIZE AND SHAPE
SHOWN ON SEPARATE SHEET

8   5   8X $\frac{0,37}{0,25}$

1,95

⊕ 0,10 Ⓜ

Bottom View

4207382/B 01/12

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
        B. This drawing is subject to change without notice.
        C. Small Outline No−Lead (SON) package configuration.
        D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
        E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

TEXAS
INSTRUMENTS
www.ti.com

DSD (S−PWSON−N8)   PLASTIC SMALL OUTLINE NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

PIN 1 INDICATOR
(FORM MAY VARY)

Exposed Thermal Pad

1,20±0,10

2,15±0,10

Bottom View

Exposed Thermal Pad Dimensions

4211722−5/B 02/14

NOTE: A.   All linear dimensions are in millimeters

DGN 8

**PowerPAD   VSSOP - 1.1 mm max height**

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.


4225482/A

A

5.05
4.75 TYP

PIN 1 INDEX AREA

1

3.1
2.9
NOTE 3

4

8

6X 0.65

2X
1.95

5

8X 0.38
0.25

⊕ 0.13 Ⓜ C A B

B

3.1
2.9
NOTE 4

C

⌒ 0.1 C

SEATING PLANE

0.23
0.13

SEE DETAIL A

EXPOSED THERMAL PAD

4

2.15
1.95

9

1

5

8

1.846
1.646

0.25
GAGE PLANE

0° -8°

0.7
0.4

1.1 MAX

0.15
0.05

DETAIL A
TYPICAL

4225480/B   12/2022

PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187.

TEXAS INSTRUMENTS
www.ti.com

DGN0008G

METAL COVERED
BY SOLDER MASK

(2)
NOTE 9

(1.57)

SYMM

SOLDER MASK
DEFINED PAD

(R0.05) TYP

8X (1.4)

8X (0.45)   1

8

9

(3)
NOTE 9

SYMM

(1.89)

(1.22)

6X (0.65)

4

5

(∅ 0.2) TYP
VIA

(0.55)

SEE DETAILS

(4.4)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 15X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.05 MAX
ALL AROUND

NON-SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.05 MIN
ALL AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4225480/B   12/2022

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown
   on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

DGN0008G

SMALL OUTLINE PACKAGE

(1.57)
BASED ON
0.125 THICK
STENCIL

SYMM

(R0.05) TYP

8X (1.4)

8X (0.45)   1

8

(1.89)
BASED ON
0.125 THICK
STENCIL

SYMM

6X (0.65)

4

5

METAL COVERED
BY SOLDER MASK

SEE TABLE FOR
DIFFERENT OPENINGS
FOR OTHER STENCIL
THICKNESSES

(4.4)

SOLDER PASTE EXAMPLE
EXPOSED PAD 9:
100% PRINTED SOLDER COVERAGE BY AREA
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	1.76 X 2.11
0.125	1.57 X 1.89 (SHOWN)
0.15	1.43 X 1.73
0.175	1.33 X 1.60

4225480/B   12/2022

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

.228-.244   TYP
[5.80-6.19]

PIN 1 ID AREA

6X .050
[1.27]

2X
.150
[3.81]

8X .012-.020
[0.31-0.51]

⊕ .010 [0.25] Ⓜ C A B

A

1

.189-.197
[4.81-5.00]
NOTE 3

4

B

.150-.157
[3.81-3.98]
NOTE 4

8

5

C

SEATING PLANE

⌒ .004 [0.1] C

4X (0°-15°)

.069 MAX
[1.75]

SEE DETAIL A

4X (0°-15°)

.005-.010   TYP
[0.13-0.25]

.010
[0.25]

0°- 8°

.016-.050
[0.41-1.27]

(.041)
[1.04]

.004-.010
[0.11-0.25]

DETAIL A
TYPICAL

4214825/C   02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

TEXAS
INSTRUMENTS
www.ti.com

8X (.061)
[1.55]

SYMM
₵

SEE
DETAILS

1

8

8X (.024)
[0.6]

SYMM
₵

(R.002) TYP
[0.05]

6X (.050)
[1.27]

4

5

(.213)
[5.4]

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X

METAL

SOLDER MASK
OPENING

SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

EXPOSED
METAL

EXPOSED
METAL

.0028 MAX
[0.07]
ALL AROUND

.0028 MIN
[0.07]
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214825/C   02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8X (.061)
[1.55]

1

8X (.024)
[0.6]

6X (.050)
[1.27]

4

SYMM

SYMM

8

5

(R.002) TYP
[0.05]

(.213)
[5.4]

SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R−PDIP−T8)   PLASTIC DUAL−IN−LINE PACKAGE

0.400 (10,16)
─────────────
0.355 (9,02)

8   5

0.260 (6,60)
─────────────
0.240 (6,10)

1   4

0.070 (1,78)
─────────────
0.045 (1,14)

0.045 (1,14)
─────────────
0.030 (0,76)

0.020 (0,51) MIN

0.200 (5,08) MAX

Seating Plane

0.125 (3,18) MIN

0.100 (2,54)

0.021 (0,53)
─────────────
0.015 (0,38)

⊕ | 0.010 (0,25) Ⓜ

0.325 (8,26)
─────────────
0.300 (7,62)

0.015 (0,38)

Gauge Plane

0.010 (0,25) NOM

0.430 (10,92)
MAX

4040082/E 04/2010

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         C. Falls within JEDEC MS−001 variation BA.