







XTR115, XTR116 SBOS124B - JANUARY 2000 - REVISED JUNE 2023

XTR11x 4-20 mA Current-Loop Transmitters

1 Features

Low quiescent current: 200 µA 5-V regulator for external circuits

V_{RFF} for sensor excitation:

XTR115: 2.5 V XTR116: 4.096 V

Low span error: 0.05%

Low nonlinearity error: 0.003%

Wide loop supply range: 7.5 V to 36 V

SO-8 package

2 Applications

2-wire, 4-20-mA current loop

Transmitter

Smart transmitter

Industrial process control

Test systems

Compatible with HART modem

Current amplifier

Voltage-to-current amplifier

3 Description

The XTR115 and XTR116 (XTR11x) are precision current output converters designed to transmit analog 4-mA-to-20-mA signals over an industry standard current loop. These devices provide accurate current scaling and output current limit functions.

The on-chip voltage regulator (5 V) can be used to power external circuitry. A precision on-chip V_{RFF} (2.5 V for the XTR115 and 4.096 V for the XTR116) can be used for offsetting or to excite transducers. A current return pin (IRET) senses any current used in external circuitry to provide an accurate control of the output current.


The XTR11x are a fundamental building block of smart sensors using 4-mA-to-20-mA current transmission.

The XTR11x are specified for operation over the extended industrial temperature range, -40°C to +85°C.

Device Information

PART NUMBER	ON-CHIP V _{REF}	PACKAGE ⁽¹⁾
XTR115	2.5 V	D (SOIC, 8)
XTR116	4.096 V	D (3010, 8)

For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application



Table of Contents

1 Features	1	7.3 Feature Description	8
2 Applications	1	8 Application and Implementation	
3 Description		8.1 Application Information	
4 Revision History		9 Device and Documentation Support	
5 Pin Configuration and Functions	3	9.1 Device Support	13
6 Specifications		9.2 Documentation Support	
6.1 Absolute Maximum Ratings		9.3 Receiving Notification of Documentation Updates.	13
6.2 Recommended Operating Conditions	4	9.4 Support Resources	13
6.3 Thermal Information		9.5 Trademarks	
6.4 Electrical Characteristics	5	9.6 Electrostatic Discharge Caution	13
6.5 Typical Characteristics		9.7 Glossary	
7 Detailed Description	<mark>7</mark>	10 Mechanical, Packaging, and Orderable	
7.1 Overview	<mark>7</mark>	Information	13
7.2 Functional Block Diagram	<mark>7</mark>		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	hanges from Revision A (November 2003) to Revision B (March 2022)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Added Pin Functions, ESD Ratings, Thermal Information, Recommended Operating Conditions, and Electrical Characteristics tables, and Detailed Description, Overview, Functional Block Diagram, Feature Description, Application and Implementation, Device and Documentation Support, and Mechanical,	е
	Packaging, and Orderable Information sections	1
•	Added Pin Functions table	3
•	Changed operating temperature minimum value from -55°C to -40°C in Absolute Maximum Ratings	4
•	Deleted thermal resistance, θ_{JA} specification of 150 °C/W from <i>Electrical Characteristics</i> ; added a <i>Therr Information</i> table, with $R_{\theta,JA} = 128.2$ °C/W and other detailed thermal parameters	nal 4
•	Changed span error test condition from: I_{IN} = 250 μ A to 25 mA to: I_{OUT} = 250 μ A to 25 mA in <i>Electrical Characteristics</i>	5
•	Changed V _{REF} voltage accuracy vs load typical value from ±100 ppm/mA to ±200 ppm/mA in <i>Electrical Characteristics</i>	5
•	Changed bias current vs temperature typical value from 150 pA/°C to 300 pA/°C in <i>Electrical Characteri</i>	istics .
•	Changed Basic Circuit Connections application diagram	9
•	Changed External Transistor applications information section to incorporate additional guidance regarditransistor power dissipation and thermal concerns	ng 10
•	Added Circuit Stability application information section.	12



5 Pin Configuration and Functions




Figure 5-1. D Package, SOIC-8 (Top View)

Table 5-1. Pin Functions

	PIN		DESCRIPTION						
NO.	NAME	IIFE	DESCRIPTION						
1	V _{REF}	Output	Reference voltage output (2.5 V for XTR115, 4.096 V for XTR116)						
2	I _{IN}	Input	Current input pin						
3	I _{RET}	Input	Local ground return pin for V _{REG} and V _{REF}						
4	Io	Output	Regulated 4-mA to 20-mA current-loop output						
5	E (Emitter)	Input	Emitter connection for external transistor						
6	B (Base)	Output	Base connection for external transistor						
7	V+	Power	Loop power supply						
8	V_{REG}	Output	5-V regulator voltage output						



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V+	Power supply (referenced to I _O pin)		40	V
	Input voltage (referenced to I _{RET} pin)	0	V+	V
	Output current limit	Continuous		
	V _{REG} , short-circuit	Continuous		
	V _{REF} , short-circuit	Continuous		
T _A	Operating temperature	-40	125	°C
TJ	Junction temperature		165	°C
T _{stg}	Storage temperature	-55	125	°C
	Lead temperature (soldering, 10 s)		300	°C

⁽¹⁾ Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability.

6.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V+	Power supply voltage	7.5	24	36	V
T _A	Specified temperature	-40		85	°C

6.3 Thermal Information

		XTR11x	
	THERMAL METRIC ⁽¹⁾	D (SOIC)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	128.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	68.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	75.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	15.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	74.9	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



6.4 Electrical Characteristics

at T_A = 25°C, V+ = 24 V, R_{IN} = 20 k Ω , and TIP29C external transistor (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	XTR11	5U, XTR11	16U	XTR115	UNIT		
	PARAMETER	TEST CONDITIONS	MIN	MIN TYP		MIN TYP		MAX	
OUT	PUT								
lo	Output current equation		I _O =	I _{IN} × 100		I _O =	= I _{IN} × 100		
	Output current, linear range		0.25		25	0.25		25	mA
I _{LIM}	Overscale limit			32			32		mA
I _{MIN}	Underscale limit	I _{REG} = 0, I _{REF} = 0		0.2	0.25		0.2	0.25	mA
SPAI	N								
S	Span (current gain)			100			100		A/A
	Error ⁽¹⁾	I _{OUT} = 250 mA to 25 mA		±0.05	±0.2		±0.05	±0.4	%
	vs Temperature	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		±3	±20		±3	±20	ppm/°0
	Nonlinearity	I _{IN} = 250 mA to 25 mA		±0.003	±0.01		±0.003	±0.02	%
INPU	ıT			,					
Vos	Offset voltage (op amp)	I _{IN} = 40 mA		±100	±250		±100	±500	μV
	vs Temperature	T _A = -40°C to +85°C		±0.7	±3		±0.7	±6	μV/°C
	vs Supply voltage, V+	V+ = 7.5 V to 36 V		±0.1	±2		±0.1	±2	μV/V
l _B	Bias current			-35			-35		nA
	vs Temperature			300			300		pA/°C
e _n	Noise: 0.1 Hz to 10 Hz			0.6			0.6		μVp-p
DYN	AMIC RESPONSE								
	Small signal bandwidth	C _{LOOP} = 0, R _L = 0		380			380		kHz
	Slew rate			3.2			3.2		mΑ/μ
V _{REF}	(2)				I				
	XTR115			2.5			2.5		V
	XTR116			4.096			4.096		V
	Voltage accuracy	I _{REF} = 0		±0.05	±0.25		±0.05	±0.5	%
	vs Temperature	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		±20	±35		±20	±75	ppm/°(
	vs Supply voltage, V+	V+ = 7.5 V to 36 V		±1	±10		±1	±10	ppm/\
	vs Load	I _{REF} = 0 mA to 2.5 mA		±200			±200		ppm/m
	Noise	0.1 Hz to 10 Hz		10			10		μVp-p
	Short-circuit current			16			16		mA
V _{REG}	(2)								
	Voltage			5			5		V
	Voltage accuracy	I _{REG} = 0		±0.05	±0.1		±0.05	±0.1	V
	vs Temperature	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		±0.1			±0.1		mV/°C
	vs Supply voltage, V+	V+ = 7.5 V to 36 V		1			1		mV/V
	vs Output current		See Typica	al Characte	eristics	See Typic	al Characte	ristics	
	Short-circuit current		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	12		, , , , , , , , , , , , , , , , , , ,	12		mA
POW	 ∕ER SUPPLY, V+		1						
				200	250		200	250	μA
	Quiescent current	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$		240	300		240	300	μA


Does not include initial error or TCR of $R_{\mbox{\scriptsize IN}}$. (1)

Voltage measured with respect to I_{RET} pin.



6.5 Typical Characteristics

At $T_A = 25$ °C, V+ = 24 V, $R_{IN} = 20$ k Ω , and TIP29C external transistor (unless otherwise noted)







Figure 6-1. Current Gain vs Frequency

Figure 6-2. Quiescent Current vs Temperature






Figure 6-3. Reference Voltage vs Temperature

Figure 6-4. Overscale Current vs Temperature




Figure 6-5. V_{REG} Voltage vs V_{REG} Current



7 Detailed Description

7.1 Overview

The XTR115 and XTR116 are precision current output converters designed to transmit analog 4-mA-to-20-mA signals over an industry standard current loop. The regulator and reference voltages power a sensor, such as a bridge as shown in Figure 7-1. The sensor output, as a current signal I_{IN} , is gained up and transmitted over the loop to be read by a receiver.





Figure 7-1. Typical Schematic


7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Reverse-Voltage Protection

The XTR11x low compliance voltage rating (7.5 V) permits the use of various voltage protection methods without compromising the operating range. Figure 7-2 shows a diode bridge circuit that allows normal operation even when the voltage connection lines are reversed. The bridge causes a two-diode drop (approximately 1.4 V) loss in loop supply voltage. This loss results in a compliance voltage of approximately 9 V—satisfactory for most applications. A diode can be inserted in series with the loop supply voltage and the V+ pin to protect against reverse output connection lines with only a 0.7-V loss in loop supply voltage.



(1) Zener Diode 36 V: 1N4753A or Motorola P6KE39A. Use lower-voltage Zener diodes with loop power-supply voltages less than 30 V for increased protection; see Section 7.3.2.

Figure 7-2. Reverse Voltage Operation and Overvoltage Surge Protection

7.3.2 Overvoltage Surge Protection

Remote connections to current transmitters can sometimes be subjected to voltage surges. Best practice is to limit the maximum surge voltage applied to the XTR11x to as low as practical. Various Zener and surge clamping diodes are specially designed for this purpose. Select a clamp diode with as low a voltage rating as possible for best protection. For example, a 36-V protection diode provides proper transmitter operation at normal loop voltages, and also provides an appropriate level of protection against voltage surges. Characterization tests on several production lots showed no damage with loop supply voltages up to 65 V.

Most surge protection Zener diodes have a diode characteristic in the forward direction that conducts excessive current, possibly damaging receiving-side circuitry if the loop connections are reversed. If a surge protection diode is used, also use a series diode or diode bridge for protection against reversed connections.

8 Application and Implementation


Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The XTR115 and XTR116 are identical devices except for the reference voltage output, pin 1. This voltage is available for external circuitry and is not used internally. Further discussions that apply to both devices refer to the XTR11x.

Figure 8-1 shows basic circuit connections with representative simplified input circuitry. The XTR11x is a two-wire current transmitter. The device input signal (pin 2) controls the output current. A portion of this current flows into the V+ power supply, pin 7. The remaining current flows in Q_1 . External input circuitry connected to the XTR11x can be powered from VREG or VREF. Current drawn from these terminals must be returned to IRET, pin 3. This IRET pin is a *local ground* for input circuitry driving the XTR11x.



- (1) Also see Figure 8-4.
- (2) See Section 8.1.1.

Figure 8-1. Basic Circuit Connections

The XTR11x is a current-input device with a gain of 100. A current flowing into pin 2 produces $I_O = 100 \cdot I_{IN}$. The input voltage at the I_{IN} pin is zero (referred to the I_{RET} pin). A voltage input is created with an external input resistor, as shown. Common full-scale input voltages range from 1 V and upward. Full-scale inputs greater than 0.5 V are recommended to minimize the effect of offset voltage and drift of A1.

8.1.1 External Transistor

The external transistor, Q_1 , conducts the majority of the full-scale output current. Power dissipation in this transistor can approach 0.8 W with high loop voltage (40 V) and 20 mA of output current. The XTR11x is designed to use an external transistor to avoid on-chip, thermal-induced errors. Heat produced by Q_1 still causes ambient temperature changes that can affect the XTR11x. To minimize these effects, locate Q_1 away from sensitive analog circuitry, including the XTR11x. Mount Q_1 so that heat is conducted to the outside of the transducer housing and away from the XTR11x.

The XTR11x is designed to use virtually any NPN transistor with sufficient voltage, current, and power rating. Case style and thermal mounting considerations often influence the choice for any given application. Several possible choices are listed in Figure 8-1. A MOSFET transistor does not improve the accuracy of the XTR11x and is not recommended. Although the XTR11x can be used without an additional external transistor, this configuration is not always practical at higher loop voltages and currents because of self-heating concerns.

8.1.2 Minimum Scale Current

The quiescent current of the XTR11x (typically 200 μ A) is the lower limit of the device output current. Zero input current (I_{IN} = 0 A) produces an I_O equal to the quiescent current. Output current does not begin to increase until I_{IN} > I_Q / 100. Current drawn from V_{REF} or V_{REG} adds to this minimum output current. This means that more than 3.7 mA is available to power external circuitry while still allowing the output current to go below 4 mA.

8.1.3 Offsetting the Input

A low scale of 4 mA is produced by creating a 40-µA input current. This low-scale offset can be created with the proper value resistor from V_{REF} (as shown in Figure 8-2, or by generating offset in the input drive circuitry.




Figure 8-2. Creating Low-Scale Offset

8.1.4 Maximum Output Current

The XTR11x provide accurate, linear output up to 25 mA. Internal circuitry limits the output current to approximately 32 mA to protect the transmitter and loop power or measurement circuitry.

Extending the output current range of the XTR11x is possible by connecting an external resistor from pin 3 to pin 5 to change the current limit value.

CAUTION

All output current must flow through internal resistors; therefore, damage is possible with excessive current. Output currents greater than 45 mA can cause permanent damage.




Figure 8-3. Digital Control Methods

8.1.5 Radio Frequency Interference

The long wire lengths of current loops invite radio frequency interference (RF). RF can be rectified by the input circuitry of the XTR11x or preceding circuitry. This RF generally appears as an unstable output current that varies with the position of loop supply or input wiring. Interference can also enter at the input pins. For integrated transmitter assemblies with short connection to the sensor, the interference more likely comes from the current-loop connections.

8.1.6 Circuit Stability

The 4-20 mA control-loop stability must be evaluated for any XTR11x design. A 10-nF decoupling capacitor between V+ and I_O is recommended for most applications. As this capacitance appears in parallel with the load resistance R_{LOAD} from a stability perspective, the capacitor and resistor form a filter corner that can limit the bandwidth of the system. Therefore, for HART applications, use a bypass capacitance of 2 nF to 3 nF instead.

For applications with EMI and EMC concerns, use a bypass capacitor with sufficiently low ESR to decouple any ripple voltage from the V_{LOOP} supply. Otherwise, the ripple voltage couples onto the 4-mA to 20-mA current source, and appears as noise across R_{LOAD} after the current-to-voltage conversion.

Additionally, stability concerns apply to the V_{REF} reference buffer when driving capacitive loads. Figure 8-4 shows that two filtering capacitors are required, one C_{HF} of 10 pF to 0.5 μ F and another C_{LF} of 2.2 μ F to 22 μ F. Either a series isolation resistance R_{ISO} or a snubber R_{COMP} is used, depending on application requirements.

If capacitive loading must be placed on the VREF pin, use one of the following compensation schemes to maintain stable operation. Values of capacitance must remain within the given ranges.




Figure 8-4. Stable Operation With Capacitive Load on V_{REF}



9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Device Support

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, Special Function Amplifiers: TI Precision Labs introduction video on Current Loop Transmitters
- Texas Instruments, TIPD190 2-wire, 4-20mA Transmitter, EMC/EMI Tested Reference Design with the XTR116

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 14-Oct-2022

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
XTR115U	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	XTR 115U	Samples
XTR115U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	XTR 115U	Samples
XTR115UA	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 115U A	Samples
XTR115UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 115U A	Samples
XTR116U	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	XTR 116U	Samples
XTR116U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	XTR 116U	Samples
XTR116UA	ACTIVE	SOIC	D	8	75	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	XTR 116U A	Samples
XTR116UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	XTR 116U A	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".



PACKAGE OPTION ADDENDUM

www.ti.com 14-Oct-2022

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
XTR115U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
XTR115UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
XTR116U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
XTR116UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	vice Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
XTR115U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
XTR115UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
XTR116U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
XTR116UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
XTR115U	D	SOIC	8	75	506.6	8	3940	4.32
XTR115UA	D	SOIC	8	75	506.6	8	3940	4.32
XTR116U	D	SOIC	8	75	506.6	8	3940	4.32
XTR116UA	D	SOIC	8	75	506.6	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated